Product category:
Design and Development Hardware
News Release from: Lattice Semiconductor UK | Subject: Briefcase Evaluation Platform
Edited by the Electronicstalk Editorial
Team on 14 May 2003
Briefcase shows off serial data
analysers
The Lattice Semiconductor Briefcase Evaluation Platform will be used to showcase LeCroy's SDA family of serial data analysers.
The Lattice Semiconductor Briefcase Evaluation Platform will be used to showcase LeCroy's SDA family of serial data analysers, featuring LeCroy's proprietary X-Stream technology The SDA family from LeCroy is the first fully integrated test system designed specifically for evaluating physical layer characteristics of both optical and electrical serial data signals at up to 3.5Gbit/s
This article was originally published on Electronicstalk on 23 Mar 2001 at 8.00am (UK)
Related stories
Big, fast and wide PLDs in full production
Lattice Semiconductor has announced the completion of the production release of its second-generation SuperFAST BFW (Big-Fast-Wide) family, the ispLSI 2000VE family.
Analogue front end is dynamically reconfigurable
Lattice Semiconductor has added a new member to its ispPAC programmable analogue device family.
The Briefcase Evaluation Platform houses Lattice's ORT82G5 FPSC field-programmable system chip which includes an eight-channel serdes core that generates serial data signals at up to 3.7Gbit/s, providing ample performance to demonstrate the full range of the SDA analysers' leading-edge capabilities.
Among the standards supported by Lattice's Briefcase Evaluation Platform that can be tested with the SDA are XAUI, Gigabit Ethernet, Sonet/SDH, Rapid I/O, PCI-Express and Fibre Channel.
"We came to Lattice because they have an excellent serdes offering.
Further reading
Software programs analogue devices
Lattice Semiconductor has announced manufacturing software support for its revolutionary ispPAC in-system programmable analogue circuit family of devices.
Bigger CPLDs come onstream
Lattice Semiconductor has announced the immediate availability of the first device in its ispMACH 5000VG SuperBIG CPLD family, the 1024-macrocell ispMACH 51024VG.
With their ORT82G5 FPSC in a robust evaluation platform we'll be able to demonstrate the unprecedented analysis capabilities of our SDA family at the high end of the serial data stream spectrum", commented Dr Mike Lauterbach, Director-Product Management at LeCroy.
"We're joining the best-in-class serdes with the best-in-class serial data analysers for an extremely powerful testing environment", Lauterbach added.
"Lattice is pleased to provide LeCroy with its new Briefcase Evaluation Platform to demonstrate how well their sophisticated SDA family performs for extreme high-speed testing and verification", responded Stan Kopec, Vice President of Marketing at Lattice.
"For a leading-edge test and measurement company like LeCroy to select our platform to demonstrate their state-of-the-art technology is an important endorsement of Lattice Semiconductor technology.
Lattice's serdes technology leads the programmable logic industry in terms of maximum bit rate, transmitter jitter, receiver jitter tolerance and power consumption per channel".
The Briefcase Evaluation Platform is designed to electrically and mechanically support easy field demonstration of Lattice's ORT82G5 FPSC device.
The device combines optimised embedded core functions together with flexible, general-purpose FPGA logic.
In addition to its eight serdes cores each running at up to 3.7Gbit/s, the ORT82G5 includes embedded XAUI and Fibre-Channel state machines, bypassable 8B/10B encoding/decoding support plus multichannel alignment capability.
A flexible FPGA section on each device provides over 600,000 programmable system gates that can be programmed to support any system bus interface or application-specific protocol processing needed.
• Lattice Semiconductor UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page

