Product category:
Programmable Logic Devices
News Release from: Lattice Semiconductor UK | Subject: ORT82G5 and ORSO82G5
Edited by the Electronicstalk Editorial
Team on 07 July 2003
Backplane transceivers pass the test
Lattice Semiconductor and Tyco Electronics have demonstrated superior signal integrity and extended drive length over FR-4 backplanes and long cable as well as an industry-best 3.7Gbit/s datarate.
Lattice Semiconductor and Tyco Electronics have demonstrated superior signal integrity and extended drive length over FR-4 backplanes and long cable as well as an industry-best 3.7Gbit/s datarate The demonstration used Lattice's high-performance field programmable system chips running over Tyco Electronics' HM-Zd based platforms
This article was originally published on Electronicstalk on 23 Mar 2001 at 8.00am (UK)
Related stories
Big, fast and wide PLDs in full production
Lattice Semiconductor has announced the completion of the production release of its second-generation SuperFAST BFW (Big-Fast-Wide) family, the ispLSI 2000VE family.
Analogue front end is dynamically reconfigurable
Lattice Semiconductor has added a new member to its ispPAC programmable analogue device family.
The tests included Lattice's ORT82G5 and ORSO82G5 backplane transceiver FPSCs which are aimed at 10Gigabit Ethernet and OC-192 backplane applications, respectively.
"Using Tyco Electronics' interconnect solutions with our ORT82G5 FPSC to actually demonstrate signals driving over 876mm of FR-4 backplane or up to 8m of cable at speeds up to 3.7Gbit/s has been the best way to prove to customers the quality and reliability of our total system solutions", said Stan Kopec, Vice President of Marketing for Lattice.
"Tyco connectors, cabling solutions and backplane designs are recognised as industry standards.
Further reading
Software programs analogue devices
Lattice Semiconductor has announced manufacturing software support for its revolutionary ispPAC in-system programmable analogue circuit family of devices.
Bigger CPLDs come onstream
Lattice Semiconductor has announced the immediate availability of the first device in its ispMACH 5000VG SuperBIG CPLD family, the 1024-macrocell ispMACH 51024VG.
In-system reprogrammable 5th-order lowpass filter
Lattice Semiconductor has added to its ispPAC programmable analogue device family with the ispPAC81 in-system programmable continuous time filter.
The fact that we can demonstrate robust signal integrity, extended drive length, and unparalleled speeds allows system architects to focus their efforts on value-added system features in the line cards and switch fabrics that use our proven technology.
With the Lattice and Tyco combination, performance and signal integrity are not issues", added Kopec.
"Tyco Electronics Circuit and Design engineers have characterised the pairing of high-speed HM-Zd connectors with Lattice's ORSO82G5 Sonet-based backplane FPSC as an active interconnect.
The correlation between measured eye pattern and simulated eye pattern is almost perfect.
As such, we've demonstrated the capability to predict signal integrity obstacles with greater than 95% accuracy and rectify them before a system is built in order to achieve robust system interconnect performance at 3.125Gbit/s and beyond", said Doron Lapidot - Director Circuit and Design Tyco Electronics - Asia/Pacific and EMEA.
"Needless to say, this is an excellent formula to shorten time to market and design system interconnect based on the combined solution", stated Minoru Okamoto, Vice President, Communications, Computer and Consumer Electronics of Tyco.
Lattice Semiconductor has developed the industry's broadest and fastest programmable device family for high-speed serial backplane data transmission.
The ORT82G5 integrates eight backplane transceiver channels, each operating over a range from 600Mbit/s to 3.7Gbit/s with a full duplex synchronous interface with built-in clock and data recovery (CDR).
Also included are embedded XAUI and Fibre-Channel state machines, bypassable 8B/10B encoding/decoding support plus multichannel alignment capability without using any FPGA gates.
The device features more than 400K FPGA gates and up to 372 general-purpose programmable I/O pins.
The new ORT42G5 contains four backplane transceiver channels providing similar performance and FPGA density.
The ORSO82G5 includes eight backplane transceiver channels, each operating at up to 2.7Gbit/s datarate providing a full-duplex synchronous interface with built-in clock and data recovery (CDR) and more than 400K FPGA gates.
The ORSO82G5 contains an embedded core for Sonet data scrambling and descrambling, streamlined Sonet framing, transport overhead handling, cell insertion and extraction, idle cell insertion/deletion plus the programmable logic to terminate the network into proprietary systems.
All Sonet functionality is hidden from the user and no prior networking knowledge is required.
• Lattice Semiconductor UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
