Product category:
Design and Development Software
News Release from: Lattice Semiconductor UK | Subject: ispLever 4.0
Edited by the Electronicstalk Editorial
Team on 10 May 2004
Upgrade for programmable logic design
tools
The latest version of the ispLever design tool suite includes major upgrades in performance and features for the design of in-system programmable FPGA, CPLD and ispGDX devices.
The latest version of the ispLever design tool suite includes major upgrades in performance and features for the design of in-system programmable FPGA, CPLD and ispGDX devices ispLever 4.0 upgrades provide users with the highest device performance yet available, and runtime, improved by over 20%, equals industry leading levels
This article was originally published on Electronicstalk on 23 Mar 2001 at 8.00am (UK)
Related stories
Big, fast and wide PLDs in full production
Lattice Semiconductor has announced the completion of the production release of its second-generation SuperFAST BFW (Big-Fast-Wide) family, the ispLSI 2000VE family.
Analogue front end is dynamically reconfigurable
Lattice Semiconductor has added a new member to its ispPAC programmable analogue device family.
Users will find enhancements in every area of the design flow that improve design efficiency and ease the design process.
New ispLever 4.0 features include TCL script editing and recording, source files in multiple directories, FPGA preference/constraint editor enhancements, nodal control for CPLD design, expanded module generator support, the ispTracy in-circuit FPGA logic analyser, revised web-based help/links and DLxConnect gang programming.
"The ispLever 4.0 design tools deliver all the performance our customers demand for fast, efficient, accurate designs".
Further reading
Software programs analogue devices
Lattice Semiconductor has announced manufacturing software support for its revolutionary ispPAC in-system programmable analogue circuit family of devices.
Bigger CPLDs come onstream
Lattice Semiconductor has announced the immediate availability of the first device in its ispMACH 5000VG SuperBIG CPLD family, the 1024-macrocell ispMACH 51024VG.
In-system reprogrammable 5th-order lowpass filter
Lattice Semiconductor has added to its ispPAC programmable analogue device family with the ispPAC81 in-system programmable continuous time filter.
"The content, quality and stability of this release establish ispLever 4.0 as a major upgrade", said Stan Kopec, Lattice Vice President of Corporate Marketing.
Lattice Vice President of Software Chris Fanning said: "Enhancements to our design flow and support tools provide our customers with a very robust product".
"ispLever 4.0 also provides the platform to support the next generation of three Lattice FPGA families, optimised for low cost, nonvolatile operation, and system-level performance".
As it has done with previous design tool releases, Lattice will continue to provide the industry's leading EDA tools from Synplicity and Mentor Graphics with the ispLever 4.0 design tools suite.
"Lattice is developing several new FPGA architectures that will offer distinct design advantages", said Joe Gianelli, Synplicity Director of Business Development.
"When coupled with Synplicity synthesis tools, ispLever 4.0 can permit users to quickly and easily achieve unprecedented FPGA device performance".
Simon Bloch, General Manager, Design Creation and Synthesis Division, Mentor Graphics, said: "We have collaborated with Lattice to satisfy the designer's increasingly complex synthesis and simulation requirements".
"Mentor Graphics design tools are an integral part of the Lattice ispLever 4.0 release, enabling design flow and productivity enhancements for our customers targeting new programmable logic devices".
Lattice's ispLever 4.0 software supports design with all Lattice digital programmable logic devices using a single, easy to use interface and design flow.
The tools provide design entry, HDL synthesis, verification, device fitting, place and route, programming, and in-system design debug - everything needed to complete a design project in an efficient package.
Tool Command Language (TCL) support is now available to help automate routine tasks.
ispLever 4.0 is also enhanced with several new capabilities that make working with TCL/Tk easier than ever before.
Integrated into ispLever 4.0 are a context sensitive TCL editor, a TCL recorder, and a TCL/Tk command console for running scripts.
ispLever 4.0 introduces the ispTracy in-circuit FPGA verification tool.
Small IP modules feed live signal information from internal nodes (ie signals not accessible at device pins).
This capability can be triggered with any clock source in the user's design, and uses on-chip embedded memory blocks to manage trace memory width and depth for one or more FPGAs.
This information can then be displayed and manipulated via a user interface similar to a logic analyser.
ispLever 4.0 also incorporates an updated version of the Lattice ispVM system programming software, which includes the DLxConnect gang-programming support interface.
With DLxConnect, the user can manage up to eight concurrent device-programming connections from one PC.
ispLever 4.0 includes hundreds of enhancements that streamline the design process and boost user productivity.
For example, users can now store design module source files in multiple locations and link them at compile time, simplifying the design flow for team-based projects.
The constraint/preference editor now includes support for nodal constraints for CPLD design (eg timing critical paths, optimisation process controls, fan-in limits, XOR implementation) and logical groupings of commonly selected items.
Many improvements have also been made to the FPGA floorplanner GUI, including new tools for trace path timing analysis and layer-based editing.
ispLever 4.0 also includes the Module/IP Manager interface to design with the latest IP cores available from Lattice.
New releases such as Serial RapidIO, PCI Express, FIR filter and DDR SDRAM controllers have been added to the broad selection of cores previously available.
ispLever 4.0 design tools are available now in a variety of PC- and Unix-based configurations.
List prices begin at $995.
• Lattice Semiconductor UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
