Product category:
Design and Development Software
News Release from: Lattice Semiconductor UK
Edited by the Electronicstalk Editorial
Team on 06 October 2004
Mentor deal extends tool offerings
Lattice Semiconductor has signed a multi-year extension and expansion of its OEM agreement for Mentor Graphics' synthesis and simulation tools.
Lattice Semiconductor has signed a multi-year extension and expansion of its OEM agreement for Mentor Graphics' synthesis and simulation tools The new agreement adds the Mentor Graphics Precision RTL synthesis tool to the Lattice OEM portfolio, further strengthening Lattice's tool offering
This article was originally published on Electronicstalk on 23 Mar 2001 at 8.00am (UK)
Related stories
Big, fast and wide PLDs in full production
Lattice Semiconductor has announced the completion of the production release of its second-generation SuperFAST BFW (Big-Fast-Wide) family, the ispLSI 2000VE family.
Analogue front end is dynamically reconfigurable
Lattice Semiconductor has added a new member to its ispPAC programmable analogue device family.
The Mentor Graphics products, Precision RTL and LeonardoSpectrum, together with the industry standard ModelSim Simulator, will be bundled with Lattice ispLever design tools and will support all Lattice programmable logic devices, including the new LatticeECP-DSP (economy plus DSP) and LatticeEC (economy) FPGA device families.
"Lattice is pleased to extend our partnership with Mentor Graphics", said Stan Kopec, Lattice Vice President of Corporate Marketing.
"This new agreement strongly reinforces our mutual commitment to providing our customers with the very best design tool solutions for programmable logic by giving users greater functionality and performance in synthesis and a significantly faster simulation environment", Kopec concluded.
Further reading
Software programs analogue devices
Lattice Semiconductor has announced manufacturing software support for its revolutionary ispPAC in-system programmable analogue circuit family of devices.
Bigger CPLDs come onstream
Lattice Semiconductor has announced the immediate availability of the first device in its ispMACH 5000VG SuperBIG CPLD family, the 1024-macrocell ispMACH 51024VG.
"This partnership with Lattice enables Mentor Graphics to deliver new tools and performance enhancements to our mutual customer base and is a further affirmation of our leadership as an FPGA design solutions provider", said Simon Bloch, General Manager of the Design Creation and Synthesis Division at Mentor Graphics.
"The power of the Precision RTL synthesis tool and Lattice's new FPGA families, including the LatticeECP-DSP and LatticeEC devices, will provide Lattice users a winning combination for all their FPGA design requirements".
The Precision RTL synthesis tool is optimised to deliver superior synthesis results quickly and easily.
In addition, it provides a breadth of advanced design creation and design analysis capabilities, such as a full-featured, ASIC-strength static timing analysis tool and intuitive design project management.
Mentor Graphics is currently optimising Precision RTL support for the new Lattice FPGA device architectures.
Shipments of Lattice ispLever, including the Precision RTL synthesis tool, are expected later this quarter.
Until then, and during an appropriate transition period, Lattice will continue to provide Mentor Graphics LeonardoSpectrum synthesis tools to its customers.
In addition to the inclusion of the Precision RTL synthesis tool, the performance of the Lattice OEM version of Mentor Graphics ModelSim simulator has been enhanced for verifying complex designs.
Simulation performance and capacity have been increased and will be available to Lattice customers in the 4.2 release of the ispLever tools.
• Lattice Semiconductor UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
