Product category:
Design and Development Software
News Release from: Lattice Semiconductor UK | Subject: Active-HDL Lattice Designer Edition Lite
Edited by the Electronicstalk Editorial
Team on 09 January 2007
Aldec software is tailored to Lattice
FPGA lines
Lattice Semiconductor is to offer its customers a special edition of Aldec's Active-HDL Designer Edition tools for FPGA design.
Lattice Semiconductor is to offer its customers a special edition of Aldec's Active-HDL Designer Edition tools for FPGA design The Active-HDL Lattice Designer Edition Lite supports mixed VHDL and Verilog simulation for Lattice's leading FPGA devices, including the 90nm Extreme Performance LatticeSC family as well as the 90nm LatticeECP2M family, which is the industry's only low-cost FPGA family with unequalled on-chip memory capacity and 3.125Gbit/s serdes I/O
This article was originally published on Electronicstalk on 23 Mar 2001 at 8.00am (UK)
Related stories
Big, fast and wide PLDs in full production
Lattice Semiconductor has announced the completion of the production release of its second-generation SuperFAST BFW (Big-Fast-Wide) family, the ispLSI 2000VE family.
Analogue front end is dynamically reconfigurable
Lattice Semiconductor has added a new member to its ispPAC programmable analogue device family.
"We are very pleased to offer Aldec's verification solutions directly to our customers", said Tim Schnettler, Director of Design Tools Marketing.
"Through Active-HDL and its other products, Aldec has been providing productivity enhancing tools to support FPGA and system design for many years".
"This partnership will enable Aldec and Lattice to offer our mutual customers 'more of the best' FPGA design solutions".
"Lattice has become 'the third force' in the FPGA industry".
"Now that Lattice has its own edition of Aldec's mixed language simulator in its EDA product portfolio, we look forward to strengthening our position with Lattice's new FPGA families", said David Rinehart, Vice President of Marketing at Aldec.
"Combining the power of Aldec's mixed language simulator with Lattice's ispLever software design tools will allow users of leading edge Lattice FPGA silicon to achieve their system design goals faster".
"By marketing Active-HDL Lattice Designer Edition Lite, Lattice will assume an even more prominent role within the FPGA design community".
In addition to mixed VHDL and Verilog RTL and timing simulation, Active-HDL Lattice Designer Edition Lite also will include Aldec's HDL Text Editor, Language Assistant, State Machine Editor, Block Diagram Editor and other point tools in a single design workspace.
Key debug capabilities such as code execution tracing and advanced breakpoint management also are included in the Lattice edition.
Active-HDL Lattice Designer Edition Lite is available from Lattice now.
The list price of US $1249 for an annual node-locked licence makes the Active-HDL Lattice Designer Edition Lite the industry's superior mixed-language simulator value.
• Lattice Semiconductor UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
