Product category:
Programmable Logic Devices
News Release from: Lattice Semiconductor UK | Subject: LatticeECP2M FPGAs
Edited by the Electronicstalk Editorial
Team on 18 December 2007
Low-cost serdes FPGAs available in
volume
The LatticeECP2M devices are the industry's first low cost FPGAs to offer high-speed embedded serdes I/O, plus a pre-engineered physical coding sublayer block.
All five members of the LatticeECP2M FPGA series, ranging in density from 20K to 95K LUTS, have been qualified and released to volume production Announced in late 2006 and developed on advanced 90nm CMOS technology utilising 300mm wafers, the LatticeECP2M devices are the industry's first low cost FPGAs to offer high-speed embedded serdes I/O, plus a pre-engineered physical coding sublayer (PCS) block
This article was originally published on Electronicstalk on 23 Mar 2001 at 8.00am (UK)
Related stories
Big, fast and wide PLDs in full production
Lattice Semiconductor has announced the completion of the production release of its second-generation SuperFAST BFW (Big-Fast-Wide) family, the ispLSI 2000VE family.
Analogue front end is dynamically reconfigurable
Lattice Semiconductor has added a new member to its ispPAC programmable analogue device family.
Previously, high-speed embedded serdes serial I/O with speeds over 3Gbit/s had been available only on relatively expensive high-end FPGAs.
Integrating this capability into a low cost FPGA fabric has made this higher performance interface technology accessible to a much broader range of applications in rapidly emerging, cost-conscious markets such as high volume communications, consumer, automotive, video and industrial equipment.
The LatticeECP2M devices also have dramatically increased on-chip memory capacity to support higher bandwidth, serdes-based applications.
Further reading
Software programs analogue devices
Lattice Semiconductor has announced manufacturing software support for its revolutionary ispPAC in-system programmable analogue circuit family of devices.
Bigger CPLDs come onstream
Lattice Semiconductor has announced the immediate availability of the first device in its ispMACH 5000VG SuperBIG CPLD family, the 1024-macrocell ispMACH 51024VG.
In-system reprogrammable 5th-order lowpass filter
Lattice Semiconductor has added to its ispPAC programmable analogue device family with the ispPAC81 in-system programmable continuous time filter.
LatticeECP2M embedded block RAM capacity ranges from 1.2 to 5.3Mbit, representing up to a 400% increase over competing low cost architectures.
The LatticeECP2M FPGA family offers a comprehensive array of features that includes 375MHz block level performance, 18x18 multipliers, embedded memory, pre-engineered 533Mbit/s DDR2 memory interface support, high throughput SPI4.2 support, configuration bitstream encryption and dual-boot configuration support.
With the addition of 4 to 16 channels of 3.125Gbit/s serdes, the LatticeECP2M FPGAs are an innovative response to the broad range of customers who have been clamouring for low cost serdes capability for PCI Express and Ethernet-based chip-to-chip and small form factor backplane applications.
"With its embedded high density RAM and DSP blocks, the LatticeECP2M FPGA provides versatile capabilities for image processing".
"Its pre-engineered source synchronous I/O facilitates implementing DDR2 and high speed LVDS interfaces that broaden the applications for our high-performance industrial digital camera and LCD monitor products".
"We believe these and other features of the LatticeECP2M FPGA are a key to successful product development", says Michio Suzuki, Specialist, Product Development and Design Engineering Section, Toshiba Teli Corporation.
"Over the past year, all five device members in the LatticeECP2M family have moved from initial announcement to full volume production".
"Our commitment is to deliver tangible product innovation that brings heightened value to our customers", says Stan Kopec, Lattice Corporate Vice President of Marketing.
"The LatticeECP2M family has redefined what a low cost FPGA should be, and has changed how FPGAs are evaluated for high volume applications".
"Reaching volume production so quickly is another example of how Lattice consistently delivers 'more of the best' to its customers".
The serdes integrated into the LatticeECP2M family has been engineered specifically for implementation in a cost effective, power efficient (power consumption as low as 100mW) quad-based architecture with up to four quads, depending on the sise of the device.
Each quad features four serdes channels (four complete Tx and Rx channels) and supports datarates from 270Mbit/s to 3.125Gbit/s.
A flexible PCS layer that includes 8b/10b encoding, an Ethernet link state machine and rate matching circuitry also are built onto the chip.
The serdes/PCS combination is designed to support today's most common packet-based protocols, including PCI Express, Gigabit Ethernet, Serial RapidIO and wireless interface standards (OBSAI and CPRI).
The combination of serdes, high performance DSP and a low cost FPGA fabric is extremely attractive to Edge and Access system vendors that are integrating these serial protocols into their wireless basestations, radio network controllers, DSLAMs and other last mile aggregation equipment that enable "triple play" technologies.
Mass storage, high-speed server, medical imaging and industrial equipment system designers interested in low cost signal processing also will benefit from the LatticeECP2M family's unique combination of features.
Design support for the LatticeECP2M devices is provided by the latest version of Lattice's ispLever design tool suite, Version 7.0 with Service Pack 1.
The ispLever design tools provide access, in one software package, to all Lattice digital devices and include simulation and synthesis support from Mentor Graphics and Synplicity.
Customers also have easy access to a wealth of intellectual property modules through the IPexpress design flow.
IPexpress-supported functions include PCI Express, SGMII, DDR1 and DDR2 memory controllers and SPI4.2.
• Lattice Semiconductor UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
