Product category:
Microprocessors, Microcontrollers and DSPs
News Release from: LSI Europe | Subject: Tarari T1000
Edited by the Electronicstalk Editorial
Team on 01 April 2008
Inspection processors suit wide product
range
The T1000 series allows networking manufacturers to use the same development effort across their spectrum of performance levels from entry-level to high-end systems.
LSI has released the Tarari T1000 series of silicon-based content inspection processors for networking OEMs The T1000 series supports either completely RAM-less or single-memory chip operating modes and provides scalable throughput of up to 2Gbit/s
This article was originally published on Electronicstalk on 3 Jun 2008 at 8.00am (UK)
Related stories
Content inspection processors cut memory demands
Devices support either completely RAMless or single-memory-chip operating modes and provide scalable throughput up to 2Gbit/s.
ANT Fresco browser ported to LSI set-top box SoC
Available now from LSI Logic is the company's software development platform (SDP) for the SC2000 digital set-top box (STB) chip featuring ANT's embedded Fresco browser.
SCSI technology enters the seventh generation
LSI Logic has announced commercial availability of the LSI53C1030 Ultra320 SCSI controller chip and the start of a worldwide product sampling and demo program featuring LSI Logic's Ultra320 products.
T1000 processors also occupy one-tenth the board space of previous-generation solutions.
The T1000 series is the first regular expression (regex) processor to function independently without any external memory for implementations operating at data rates of 250 and 500Mbit/s.
When configured for RAM-less mode operation, T1000 processors share host CPU system memory, resulting in lower cost and reduced power consumption.
The simple addition of a single low-cost memory chip enables high-performance applications operating at 1 and 2Gbit/s.
The T1000 series allows networking manufacturers to use the same development effort across their spectrum of performance levels from entry-level to high-end systems.
The same expression rules can be used in applications ranging from 100Mbit/s to 10Gbit/s rates, saving engineering expense and improving time to market.
In addition to supporting real-time performance, these solutions free up the system CPU to process additional value-added applications.
Designers also have the flexibility to reducing the CPU clock frequency or use fewer expensive CPU cores to reduce overall system cost and power consumption.
• LSI Europe: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
