<?xml version="1.0" encoding="iso-8859-1"?>
<rss version="2.0">
  <channel>
    <title>RSS News Feed for Mentor Graphics UK - from Electronicstalk</title>
    <link>http://www.electronicstalk.com/news/men/men000.html</link>
    <description>Mentor Graphics UK news releases on Electronicstalk</description>
    <language>en-gb</language>
    <copyright>Copyright (C)2008 Pro-Talk Ltd. All rights reserved.</copyright>
    <pubDate>Wed, 03 Sep 2008 08:00:00 UT</pubDate>
    <lastBuildDate>Wed, 03 Sep 2008 08:00:00 UT</lastBuildDate>
    <image>
      <title>Pro-Talk Ltd</title>
      <url>http://www.pro-talk.com/images/protalklogo90.gif</url>
      <link>http://www.pro-talk.com/</link>
      <width>90</width>
      <height>79</height>
    </image>
    <item>
      <title>Alliance aims for COTS IP compliance</title>
      <description>Mentor is joining Altera's DO-254 Global Partner Network to set up design and verification best practices for DO 254-certifiable IP development and integration flows.</description>
      <pubDate>Wed, 20 Aug 2008 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men451.html</link>
    </item>
    <item>
      <title>Simulation tools incorporated into software</title>
      <description>Both qualitative (behavioural) and numerical simulation is now included within the core Capital Logic and Capital Integrator tools at no extra cost. </description>
      <pubDate>Wed, 30 Jul 2008 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men450.html</link>
    </item>
    <item>
      <title>Debug environment speeds ASIC validation</title>
      <description>Isolating the cause of a failing processor driven test is a tedious and time consuming process, as RTL processor models delivered by the core vendor provide little or no debug visibility. </description>
      <pubDate>Mon, 31 Mar 2008 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men449.html</link>
    </item>
    <item>
      <title>FPGA synthesis accepts VHDL and Verilog</title>
      <description>Simulink HDL Coder and Precision Synthesis provide a rapid path from Simulink models to FPGA implementation.</description>
      <pubDate>Fri, 16 Nov 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men448.html</link>
    </item>
    <item>
      <title>Design kit mixed-mode and logic sub-processes</title>
      <description>A packaged RF flow tutorial takes an RF circuit design from schematic capture through RF simulation, layout and post-layout simulation.</description>
      <pubDate>Wed, 14 Nov 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men447.html</link>
    </item>
    <item>
      <title>Design software offers new compatability</title>
      <description>The HDL Designer formulates an optimum design-to-verification environment for creating and managing complex designs using VHDL, C/C++, PSL, Verilog, mixed-languages and now, SystemVerilog. </description>
      <pubDate>Thu, 08 Nov 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men446.html</link>
    </item>
    <item>
      <title>Design companies agree on verification</title>
      <description>The Open Verification Methodology (OVM) will deliver a tool-independent solution for designers and verification engineers that promotes data portability and interoperability. </description>
      <pubDate>Fri, 17 Aug 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men445.html</link>
    </item>
    <item>
      <title>Vehicle electrical design goes collaborative</title>
      <description>Combination of KBL and automated change management facilities is an important next step in improving the efficiency of the engineering process.</description>
      <pubDate>Wed, 15 Aug 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men444.html</link>
    </item>
    <item>
      <title>Control system demonstrates viability of Autosar</title>
      <description>Mentor Graphics has completed a demonstrator project for Volvo that entailed completely redeveloping an existing climate control system using Autosar technology. </description>
      <pubDate>Tue, 19 Jun 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men443.html</link>
    </item>
    <item>
      <title>Acquisition delivers powerful design-to-fab flow</title>
      <description>Mentor Graphics Corp has acquired Sierra Design Automation for US $90 million in cash and stock.</description>
      <pubDate>Tue, 12 Jun 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men442.html</link>
    </item>
    <item>
      <title>Infineon and Chartered use litho-friendly design</title>
      <description>Mentor Graphics has validated its Calibre LFD (litho-friendly design) results in silicon on 65nm process technology.</description>
      <pubDate>Thu, 31 May 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men441.html</link>
    </item>
    <item>
      <title>Mixed-signal flow is proved with UWB transceiver</title>
      <description>Mentor Graphics has set up a new reference flow for analogue and mixed-signal SoC designs.</description>
      <pubDate>Thu, 24 May 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men440.html</link>
    </item>
    <item>
      <title>Functional verification expands in scope</title>
      <description>Platform addresses low-power verification and incorporates verification management capabilities that enable closed-loop management reporting, analysis and documentation.</description>
      <pubDate>Thu, 17 May 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men439.html</link>
    </item>
    <item>
      <title>500 companies download datatypes</title>
      <description>Mentor Graphics' Algorithmic C (AC) datatypes enable algorithm, system and hardware designers to precisely model bit-true behaviour in C++ specifications while accelerating simulation speeds.</description>
      <pubDate>Mon, 07 May 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men438.html</link>
    </item>
    <item>
      <title>Software creates user interfaces for new devices</title>
      <description>API delivers a new approach for rapid creation of dynamic user interfaces for electronic devices, enabling manufacturers to deliver visually appealing and easy-to-use electronic-device UI screens.</description>
      <pubDate>Wed, 04 Apr 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men437.html</link>
    </item>
    <item>
      <title>Synthesis software has new Xilinx devices covered</title>
      <description>Advanced synthesis products support lastest Virtex-5 SXT FPGAs from Xilinx.</description>
      <pubDate>Mon, 12 Mar 2007 08:00:00 UT</pubDate>
      <category>Mentor Graphics UK</category>
      <link>http://www.electronicstalk.com/news/men/men436.html</link>
    </item>
  </channel>
</rss>
