Product category:
Intellectual Property Cores
News Release from: Mentor Graphics UK | Subject: IP reference solution for USB 2.0 peripherals
Edited by the Electronicstalk Editorial
Team on 30 August 2001
IP reference solution for USB 2.0
peripherals
Mentor Graphics and Gain Technology are to provide complete IP reference solutions for USB 2.0-compliant peripheral designs.
Mentor Graphics and Gain Technology are to provide complete IP reference solutions for USB 2.0-compliant peripheral designs The reference solution combines the Gain Technology USB 2.0 physical layer (PHY) transceiver macrocell with the Mentor Graphics USB 2.0 function controller
This article was originally published on Electronicstalk on 21 Feb 2001 at 8.00am (UK)
Related stories
Mentor Graphics and UMC deliver IC design kits
Mentor Graphics and UMC have joined to deliver a complete turnkey design flow, including the availability of IC design kits, for UMC's RF and analogue/mixed-signal process technologies.
Mentor supports TI DSPs and MCUs
Mentor Graphics is the first to reach agreement with Texas Instruments to deliver coverification processor support packages (PSPs) for Texas Instruments DSP and microcontroller solutions.
In addition to the core offerings, Mentor Graphics provides the mixed-signal design tools and the necessary engineering support to rapidly integrate the analogue and digital IP into an SoC design.
Both cores have been verified in silicon making the USB 2.0 reference solution ideal for external storage peripheral designs of high-density disk and zip drives, as well as peripheral designs including scanners, printers, video conferencing cameras and modems.
The reference solution complies with the Universal Transceiver Macrocell Interface (UTMI) specification, a standard designed to improve interoperability between all USB 2.0 products.
Further reading
Mentor and Xilinx have cores for communications
Mentor Graphics and Xilinx have released two high-level IP products to accelerate the design cycle of high-density FPGAs in communications applications.
Mentor upgrades wiring harness design suite
Mentor Graphics has upgraded its Capital H wire harness engineering software, used primarily by the automotive and aerospace industries.
The complete reference solution combines the USB 2.0 function controller and a high-speed M8051 E-Warp microcontroller from the Mentor Graphics Inventra Intellectual Property division with the Gain Technology GT3100 USB 2.0 analogue transceiver.
The two cores have been proven to work on a board, the single stage before SoC implementation.
"The primary challenge today for designers lies in how to ease the integration of IP into a silicon design", said Dr Susheel Chandra, general manager, Mentor Graphics, Inventra Intellectual Property division.
"Mentor Graphics and Gain Technology provide both a best-in-class reference solution with proven IP cores, and the necessary mixed signal services and support to ease the IP integration process, helping our joint customers bring their systems to market faster".
"The availability of a complete USB 2.0 reference design that has been proven in silicon will help our customers verify performance expectations before integrating the solution into an expensive time-consuming SoC design", said Steve Millaway, President of Gain Technology.
"Our core, combined with the macrocell and tools expertise from Mentor Graphics, allows us both to provide customers with the best assurance that their USB 2.0 application will work at first pass".
The USB 2.0 physical layer (PHY) transceiver from Gain Technology is a highly integrated mixed-signal semiconductor IP core that includes digital PHY technology licensed from Intel and analogue PHY technology developed in-house.
The USB 2.0 Macrocell is USB-IF "Hi-Speed" certified and is aimed at customers developing system-on-a-chip hub and device applications.
• Mentor Graphics UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
