Product category:
Design and Development Software
News Release from: Mentor Graphics UK | Subject: LeonardoSpectrum 2001.1d
Edited by the Electronicstalk Editorial
Team on 07 September 2001
FPGA synthesis stretches to millions of
gates
LeonardoSpectrum 2001.1d is the latest version of the Mentor Graphics FPGA synthesis tool.
LeonardoSpectrum 2001.1d (LS 2001.1d) is the latest version of the Mentor Graphics FPGA synthesis tool Focused on improving timing optimisation based on accurate, physical data for FPGAs and improving synthesis quality of results, LS 2001.1d adds TimeCloser support for Altera's multimillion-gate APEX family
This article was originally published on Electronicstalk on 21 Feb 2001 at 8.00am (UK)
Related stories
Mentor Graphics and UMC deliver IC design kits
Mentor Graphics and UMC have joined to deliver a complete turnkey design flow, including the availability of IC design kits, for UMC's RF and analogue/mixed-signal process technologies.
Mentor supports TI DSPs and MCUs
Mentor Graphics is the first to reach agreement with Texas Instruments to deliver coverification processor support packages (PSPs) for Texas Instruments DSP and microcontroller solutions.
Concurrently, LS2001.1d builds upon existing TimeCloser support for Xilinx with specialised features enhancing automatic memory inference to the block and distributed RAMs throughout the Virtex device family.
Mentor Graphics has expanded its innovative TimeCloser technology to fit seamlessly into the Altera Quartus II design flow and to support Altera's APEX devices, including the first three APEX EP2A series devices.
For complex, high-speed designs with timing-critical functionality, the new TimeCloser flow provides a pushbutton methodology that helps designers meet performance goals in their Altera-based designs.
LS 2001.1d now includes tight integration with the Xilinx Integrated Software Environment (ISE) 4.I.
Xilinx's ISE environment provides a cockpit that easily integrates LeonardoSpectrum synthesis into their design flow and provides VHDL and Verilog flows, schematic and critical path viewing and support for CORE Generator files in the file list.
For the Virtex, Virtex-E and Virtex II families, LS 2001.1d broadens implementation coverage of single and dual-port RAMs/ROMs through enhancements that provide improved recognition of memory structures across a range of coding styles.
Also, LS 2001.1d now enables users to control usage of either block or distributed RAM resources through use of attributes, allowing consideration of memory size and speed tradeoffs, which can help designers produce optimal memory implementations.
LeonardoSpectrum 2001.1d also now includes support for Solaris 2.7 and 2.8, as well as HP-UX 11.0 operating systems.
LeonardoSpectrum 2001.1d is available immediately.
US list price for LS 2001.1d Level 2 starts at $8950.
TimeCloser technology is available in the Level 3 version of the product.
US list price starts at $17,500.
Supported platforms include Windows NT, 98 and 2000, Solaris and HP-UX platforms.
LS 2001.1d can also be found in Mentor Graphics FPGA Advantage, which provides designers with a complete FPGA design flow including best-in-class design-entry, simulation and synthesis capabilities.
• Mentor Graphics UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
