Product category:
Design and Development Software
News Release from: Mentor Graphics UK
Edited by the Electronicstalk Editorial
Team on 25 March 2005
Assertion synthesis provides the right
answer
Renesas Technology has completed a project to integrate Mentor Graphics 0-In Assertion Synthesis technology and assertion-based verification flows with its own LogicBench rapid prototyping system.
Renesas Technology has completed a project to integrate Mentor Graphics 0-In Assertion Synthesis technology and assertion-based verification flows with its own LogicBench rapid prototyping system The co-operation results in a solution that gives Renesas the ability to specify assertions in any format and have them used throughout the verification process, from C-based system design through FPGA prototyping
This article was originally published on Electronicstalk on 21 Feb 2001 at 8.00am (UK)
Related stories
Mentor Graphics and UMC deliver IC design kits
Mentor Graphics and UMC have joined to deliver a complete turnkey design flow, including the availability of IC design kits, for UMC's RF and analogue/mixed-signal process technologies.
Mentor supports TI DSPs and MCUs
Mentor Graphics is the first to reach agreement with Texas Instruments to deliver coverification processor support packages (PSPs) for Texas Instruments DSP and microcontroller solutions.
Assertions provide the ability to detect and diagnose bugs earlier and faster than traditional methods enabling design teams to reach verification closure more effectively and efficiently.
Renesas specifically developed its LogicBench prototyping system to begin hardware-software integration and debugging well before silicon is available.
However, use of FPGA-based prototyping methods can limit the ability to locally detect and debug hardware design errors.
Further reading
Mentor and Xilinx have cores for communications
Mentor Graphics and Xilinx have released two high-level IP products to accelerate the design cycle of high-density FPGAs in communications applications.
Mentor upgrades wiring harness design suite
Mentor Graphics has upgraded its Capital H wire harness engineering software, used primarily by the automotive and aerospace industries.
Board timing analysis tool upgraded
Mentor Graphics and Altera have jointly announced support for the STAMP timing file format, allowing PLD and PCB designers to easily share PLD timing data for efficient board-level timing analysis.
To address this problem, Renesas required technology that enabled assertions that are specified in any format, including standard assertion languages and libraries, to be compiled directly into LogicBench, providing observability comparable to software simulation.
As the industry's leading solution for assertion-based verification, the 0-In Assertion Synthesis tool was chosen and extended to support the Renesas' verification flow.
"We needed an assertion-based verification method that includes simulation and formal verification to strengthen our verification solution based on LogicBench", stated Osamu Tada, Department Manager of System Level Design and Verification Technology, Design Technology Division, LSI Product Technology Unit of Renesas Technology Corp.
"We selected Mentor's 0-In Assertion Synthesis technology because it provides the best solution for our target".
Assertion-based verification provides the observability and controllability required to verify today's complex SoC designs.
Applying the 0-In Assertion Synthesis tool simplifies the specification of assertions by automatically extracting design data (for example, clocks, resets and variable names) from register-transfer level (RTL) code.
This unique design inference capability allows assertions to automatically adapt to design changes and significantly reduces the maintenance required as the design evolves.
compared with other methods, the 0-In Assertion Synthesis technology significantly simplifies the task of finding and determining the cause of bugs.
The 0-In Assertion Synthesis supports all standard assertion formats including Accellera's Property Specification Language (PSL), SystemVerilog assertions (SVA), the Open Verification Library (OVL), the CheckerWare tool, and the 0-In assertion library.
The assertions generated by the 0-In Assertion Synthesis system can be used with standard simulators, formal engines, emulators or hardware prototyping systems.
"Leading design teams require a full-range of assertion checkers and protocol monitors that are interoperable with leading verification tools".
"In order to take full advantage of the capabilities on LogicBench, Renesas needed a unique capability for gathering and reporting error detection and coverage information", stated Steven D White, General Manager of Mentor Graphics 0-In Verification Business Unit.
"Our assertion synthesis technology provided the right answer".
• Mentor Graphics UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
