Product category:
Design and Development Software
News Release from: Mentor Graphics UK | Subject: Constraint editor system
Edited by the Electronicstalk Editorial
Team on 01 April 2005
PCB systems aided constraint editor
system
Mentor Graphics has released its next-generation constraint editor system (CES) into its Expedition Series and Board Station RE PCB design flows.
Mentor Graphics has released its next-generation constraint editor system (CES) into its Expedition Series and Board Station RE PCB design flows Mentor is leading the way by enabling definition, adherence and verification of physical constraints throughout the entire PCB systems design process for complex designs, improving designer productivity and design quality
This article was originally published on Electronicstalk on 21 Feb 2001 at 8.00am (UK)
Related stories
Mentor Graphics and UMC deliver IC design kits
Mentor Graphics and UMC have joined to deliver a complete turnkey design flow, including the availability of IC design kits, for UMC's RF and analogue/mixed-signal process technologies.
Mentor supports TI DSPs and MCUs
Mentor Graphics is the first to reach agreement with Texas Instruments to deliver coverification processor support packages (PSPs) for Texas Instruments DSP and microcontroller solutions.
CES tightly integrates with the entire systems design flow from schematic entry through physical layout, facilitating multi-disciplined communication of high-speed design rules and constraints between engineers, designers and their tools.
"Because of topology awareness, CES has made it much easier to constrain complex, high-speed circuitry", stated Clint Harames, Senior Hardware Design Engineer, F5 Networks.
"Our constraint entry time has been tremendously reduced, allowing us to get products to market faster and we are only scratching the surface of its capabilities".
Further reading
Mentor and Xilinx have cores for communications
Mentor Graphics and Xilinx have released two high-level IP products to accelerate the design cycle of high-density FPGAs in communications applications.
Mentor upgrades wiring harness design suite
Mentor Graphics has upgraded its Capital H wire harness engineering software, used primarily by the automotive and aerospace industries.
Board timing analysis tool upgraded
Mentor Graphics and Altera have jointly announced support for the STAMP timing file format, allowing PLD and PCB designers to easily share PLD timing data for efficient board-level timing analysis.
"I look forward to exploiting CES' scripting capabilities, which will further reduce our constraint entry time".
Mentor Graphics CES provides a unified interface for design engineers and layout designers to specify and verify constraints.
CES is fully integrated into the Mentor Graphics PCB system design solutions, providing a seamless flow of constraints from schematic through layout to final verification.
Constraints can be entered in terms familiar to team members through a common GUI and then automatically accessed by individual tools in their native formats.
Productivity gains can be realised through usability features such as automatic differential pair identification and constraint templates, which make entering complex constraints much easier.
Advanced automatic topology and an interactive tuning meter are enabled when CES is used in the design flow.
An important aspect of CES is its ability to provide customers with design rules and constraints that can be developed and modified throughout the design process.
These rules and constraints then become intellectual property (IP) that is available to designers and engineers for their current designs, as well as future designs.
This ability to reuse the physical design IP through a single entry point for management and access is what sets CES apart from other solutions currently available.
CES also supports bidirectional cross probing, which highlights and selects between a spreadsheet-based constraint interface and the schematic capture and layout tools, enabling designers to view nets and constraints in their native environment.
In addition, constraint values are fully synchronised during the forward and backward annotation process with intelligent handling of connectivity changes.
Users can create hierarchical rule classes that ease the association of constraints to design objects.
Nets can be constrained by one rule at the class level, significantly reducing the number of constraints manually entered in the design.
CES also supports user- and pre-defined automatic topologies, enabling quick assignment of pin ordering that is utilised throughout the design process.
"Our customers consistently face design cycle time and product quality pressures in today's competitive environment", said Henry Potts, Vice President and General Manager, Systems Design Division, Mentor Graphics.
"In an effort to meet customer demands, we continue to develop next generation solutions that enable them to overcome their design challenges".
"With the superior integration of our CES solution our customers are able to experience significant productivity gains and improved design quality".
The Constraint Editor System is available immediately at no cost for current Expedition Series and Board Station customers.
• Mentor Graphics UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
