Product category:
Design and Development Software
News Release from: Mentor Graphics UK | Subject: Catapult C Synthesis
Edited by the Electronicstalk Editorial
Team on 10 May 2005
Extensions offer powerful solution for
ESL design
Extensions to the Catapult C Synthesis algorithmic synthesis tool allow designers to rapidly explore architectural tradeoffs and simulate their designs 20x to 100x faster than traditional RTL.
Mentor Graphics has made a number of extensions to its Catapult C Synthesis algorithmic synthesis tool, a leading electronic system level (ESL) design tool These extensions enable the Catapult C Synthesis tool to automatically create SystemC transaction-level models and wrappers, allowing designers to rapidly explore architectural tradeoffs and simulate their designs 20x to 100x faster than traditional register transfer level (RTL) using verification environments that support SystemC, like Mentor's ModelSim
This article was originally published on Electronicstalk on 3 Jun 2004 at 8.00am (UK)
Related stories
New tool speeds Siemens code to RTL
Siemens ICN has reduced C source to RTL implementation time by 50% on a strategic project using the new Catapult C synthesis tool.
Synthesis libraries qualified for ASIC design
STMicroelectronics has added Catapult C Synthesis libraries to its standard ASIC design kit, a premier status achieved only after extensive testing.
"The combination of algorithmic synthesis from pure ANSI C++ with an integrated SystemC verification environment provides a powerful solution for ESL design", said Simon Bloch, General Manager of the Mentor Graphics Design Creation and Synthesis Division.
"For the first time, designers now have a methodology for easily implementing a 'golden source' from the algorithmic level of abstraction down to technology-specific RTL".
"With the ability to generate SystemC models, designers can now rapidly explore architectural tradeoffs and verify their design, while re-using existing C++ and SystemC testbenches throughout the flow".
Further reading
Mentor Graphics and UMC deliver IC design kits
Mentor Graphics and UMC have joined to deliver a complete turnkey design flow, including the availability of IC design kits, for UMC's RF and analogue/mixed-signal process technologies.
Mentor supports TI DSPs and MCUs
Mentor Graphics is the first to reach agreement with Texas Instruments to deliver coverification processor support packages (PSPs) for Texas Instruments DSP and microcontroller solutions.
Mentor and Xilinx have cores for communications
Mentor Graphics and Xilinx have released two high-level IP products to accelerate the design cycle of high-density FPGAs in communications applications.
Venkat Rangan, Senior Staff Engineer for Qualcomm, commented on the Catapult C Synthesis verification extension: "The new enhancements to Catapult C promise to automate the time-consuming process of SystemC model creation".
"Automatic SystemC model generation has great potential to accelerate block- and system-level verification, which would enable designers to produce better hardware much faster than before".
Traditionally, designers had to manually rewrite their C algorithms into SystemC, a slow and painstaking process of incremental refinement, adding the structure, parallelism, and interfaces necessary for SystemC.
Instead of this manual progressive refinement, the Catapult C Synthesis tool now automatically adds these hardware details to the algorithmic C++ model to generate a cycle- and bit-accurate behavioural SystemC model.
Hardware designers can then employ Mentor's scalable verification platform to rapidly verify generated models.
The interface of the SystemC model has the same behaviour as the RTL generated by Catapult C Synthesis, but is optimised to simulate 20-100x faster.
Designers can, therefore, more rapidly explore and verify architectural tradeoffs and achieve faster verification of their optimised designs.
The Catapult C Synthesis tool enables designers to use algorithmic C++ models as a "golden source".
The tool employs interface synthesis and sequential-to-structural transformations to automatically generate SystemC or RTL hardware descriptions without changing the original sequential C++ source.
Currently, Catapult C Synthesis uses C++ to produce behavioural SystemC models that simulate 20-100x faster than RTL, with future releases intended to generate more abstract transaction-level SystemC models that simulate more than 1000x faster than RTL.
The tool's interface synthesis technology also helps generate transactors that synchronise timed RTL with a sequential or transactional test environment.
This connection allows designers to use a single sequential C++ or SystemC-based testing environment for the entire design flow.
Catapult C Synthesis can also generate a testbench that automatically compares the C++ input to the RTL output, providing debug information for specific synchronisation points in the case of a simulation mismatch.
These capabilities allow designers to use or re-use sequential C++ descriptions and testbenches to generate technology-specific hardware without actually modifying the algorithmic model, delivering on the promise of a C++ golden source.
The price of the Catapult C Synthesis tool currently ranges from $89,000 to $275,000.
The tool is available immediately on both term and perpetual licences.
• Mentor Graphics UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
