Product category:
Design and Development Software
News Release from: Mentor Graphics UK | Subject: Calibre nmOPC
Edited by the Electronicstalk Editorial
Team on 04 December 2006
Next-generation OPC solution from Mentor
Graphics
Calibre nmOPC delivers accuracy and performance with dramatic reduction in cost of ownership for RET flow
Mentor Graphics Corporation has announced the Calibre nmOPC, a third-generation optical proximity correction (OPC) tool that expands the Calibre arsenal of resolution enhancement technology (RET) products for sub-65 nanometre process technologies The Calibre nmOPC tool and the companion OPC verification tool, Calibre OPCverify (announced earlier this year), usher in a new era of computational lithography by delivering superior simulation accuracy with the highest performance and lowest cost of ownership in the industry
This article was originally published on Electronicstalk on 21 Feb 2001 at 8.00am (UK)
Related stories
Mentor Graphics and UMC deliver IC design kits
Mentor Graphics and UMC have joined to deliver a complete turnkey design flow, including the availability of IC design kits, for UMC's RF and analogue/mixed-signal process technologies.
Mentor supports TI DSPs and MCUs
Mentor Graphics is the first to reach agreement with Texas Instruments to deliver coverification processor support packages (PSPs) for Texas Instruments DSP and microcontroller solutions.
Low k1 photolithography processes are increasing the complexity of RET applications in nanometre designs.
At 45nm, more complex models and through process window correction and verification requirements significantly increase computational burden.
Both the lithographic challenges and the computational complexity associated with the 45nm process node create a need for advanced capabilities for computational lithography tools.
Further reading
Mentor and Xilinx have cores for communications
Mentor Graphics and Xilinx have released two high-level IP products to accelerate the design cycle of high-density FPGAs in communications applications.
Mentor upgrades wiring harness design suite
Mentor Graphics has upgraded its Capital H wire harness engineering software, used primarily by the automotive and aerospace industries.
Board timing analysis tool upgraded
Mentor Graphics and Altera have jointly announced support for the STAMP timing file format, allowing PLD and PCB designers to easily share PLD timing data for efficient board-level timing analysis.
Calibre nmOPC answers these challenges by delivering several innovations including dense simulation, process window optimised OPC, a hybrid computing platform utilising co-processor acceleration (with the Cell BE processor), a new compact resist process modeling capability, and design-intent aware correction algorithms.
The Calibre nmOPC tool offers best-in-class accuracy, speed, and cost of ownership.
Like all Calibre family products, Calibre nmOPC and Calibre OPCverify run on the fully integrated Calibre hierarchical geometry engine uniquely enabling a fully integrated design to mask flow with a unified command language.
Calibre nmOPC also delivers many practical production features such as: OASIS formatting to minimise output file size; new streamlined hierarchical processing to improve run time and file size compared to flat OPC tools, a progress meter and dynamic CPU allocation capability to manage TAT in a production environment.
Process variability can have a dramatic effect on yield.
This is especially true in the lithographic process where dose and focus variability impacts image fidelity.
To reduce the risk of silicon failure and enable acceptable yield under challenging low k1 conditions, Calibre nmOPC uses both dense simulation capabilities, which provide 100 percent simulation coverage for the mask layer, and process window correction optimisation algorithms to ensure silicon-patterning success.
Calibre nmOPC also features multi-layer inputs into the correction algorithm to enable design critical features to be patterned to preserve design intent and parametric yield.
Mentor addresses the rising cost of ownership associated with the geometrically increasing need for more CPUs by introducing a unique CoProcessor Architecture.
The Remote Acceleration Simulation (RAS) architecture elegantly enables the option of connecting a Coprocessor Acceleration cluster with an Ethernet connection to an existing compute cluster.
Mentor has partnered with Mercury Computer Systems, a leader in high performance computing system design, to offer standard Coprocessor Acceleration clusters based on the ultra-high performance Cell Broadband Engine (CBE).
The Cell Processor clusters accelerate the image processing components of Calibre nmOPC enabling 4 to 10X improvements in run time with little to no increase in general purpose computing requirements over the 65nm node.
This innovative application of the Cell Processor to computational lithography will reset cost of ownership targets for the industry in line with customer requirements for cost mitigation.
According to Anthony Yu, Vice President, Semiconductor Industry Sales, Technology Collaboration Solutions, IBM Corporation, "Cell BE's order of magnitude performance advantage for many types of image-based computing can make it a great fit for semiconductor-related applications like Mentor's new dense imaging software technology".
"Cell BE's deployment by an EDA company like Mentor Graphics can put Cell BE at the forefront of enabling advanced semiconductor processing".
Mentor continues its legacy of providing industry-leading modeling accuracy and technology with the introduction of a new fourth generation compact resist process model.
The new CM1 model demonstrates better accuracy than its predecessors, meeting customer requirements for the 45 and 32 nm process generations, and takes full advantage of the dense simulation capabilities of nmOPC and coprocessor acceleration.
The automated calibration process for CM1 models yields excellent model stability and eliminates difficult optimisation choices for the OPC engineer.
"With Calibre nmOPC, we introduce several new technologies that enable us to maintain our market leadership position in the computational lithography market," said Joe Sawicki, vice president and general manager, Design to Silicon Division, Mentor Graphics.
"And we have retained our proven business model reinforcing our core competencies in software innovation, while partnering with Mercury to provide the high performance computing hardware".
• Mentor Graphics UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
