Product category:
Design and Development Software
News Release from: Mentor Graphics UK | Subject: Mentor Graphics HDL Designer
Edited by the Electronicstalk Editorial
Team on 08 November 2007
Design software offers new compatability
The HDL Designer formulates an optimum design-to-verification environment for creating and managing complex designs using VHDL, C/C++, PSL, Verilog, mixed-languages and now, SystemVerilog.
Mentor Graphics' HDL Designer has been extended to provide a platform for implementing SystemVerilog The Mentor Graphics HDL Designer series product is used to accelerate register transfer level (RTL) design re-use and optimise design creation, synthesis and verification processes for complex application-specific integrated circuit (ASIC) and field-programmable gate array (FPGA) designs
This article was originally published on Electronicstalk on 21 Feb 2001 at 8.00am (UK)
Related stories
Mentor Graphics and UMC deliver IC design kits
Mentor Graphics and UMC have joined to deliver a complete turnkey design flow, including the availability of IC design kits, for UMC's RF and analogue/mixed-signal process technologies.
Mentor supports TI DSPs and MCUs
Mentor Graphics is the first to reach agreement with Texas Instruments to deliver coverification processor support packages (PSPs) for Texas Instruments DSP and microcontroller solutions.
Today, up to 80% of new ASIC and FPGA designs re-use RTL code from previous designs.
The HDL Designer series product formulates an optimum design-to-verification environment for creating and managing complex designs using VHDL, C/C++, PSL, Verilog, mixed-languages and now, SystemVerilog.
Unlike traditional HDLs (hardware description language), SystemVerilog has released an object-oriented design style that offers a plethora of new language features.
It helps lower the barrier to entry for hardware design and verification engineers by providing a unified environment for all HDLs while taming the complexity of object-oriented programming.
It can significantly improve designer productivity by accelerating and optimising design time by automatically evaluating RTL code quality, design integrity and analysis and design visualisation for effective design re-use.
The HDL Designer product is seamlessly integrated with other Mentor Graphics ASIC flows, FPGA flows and supporting applications including simulation, formal verification, hardware-assisted emulation, synthesis and place-and-route (PandR) environments, resulting in quality re-use and design portability.
Another important feature of the HDL Designer product is documentation for design reviews, communications between design groups and establishing an archival system for future re-use.
Within minutes, designers can create an interactive website to describe designs both textually and graphically for effective design development and communications.
"HDL Designer for SystemVerilog provides a highly-productive environment for design re-use, design creation and verification efficiencies", stated Glenn Perry, Mentor Graphics General Manager, Design Creation Business Unit.
"Our goal is to help design teams significantly improve productivity through RTL re-use and applications of new standards, like SystemVerilog".
• Mentor Graphics UK: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
