Product category:
Communications ICs (Wired)
News Release from: Zarlink Semiconductor
Edited by the Electronicstalk Editorial
Team on 29 June 2004
Legacy services shift to new network
technologies
Zarlink Semiconductor and Axerra Networks have completed interoperability testing for T1/E1 circuit connectivity over IP/Ethernet networks.
Zarlink Semiconductor and Axerra Networks have completed interoperability testing for T1/E1 circuit connectivity over IP/Ethernet networks The companies' products now work together to efficiently transport legacy TDM-based voice and data services over increasingly pervasive IP/Ethernet/MPLS networks
This article was originally published on Electronicstalk on 7 Feb 2001 at 8.00am (UK)
Related stories
Packet processor for broadband networks
Mitel Semiconductor has introduced the world's highest density AAL2 segmentation and re-assembly (SAR) device.
Quality of service is key to Gigabit Ethernet ICs
The MVTX2800 family of Gigabit Ethernet switching ICs from Zarlink Semiconductor deliver full-wire speed forwarding and leading quality of service features to metropolitan optical access equipment.
Interoperability was extensively tested between Zarlink's ZL50111 TDM-over-IP packet processor and Axerra Networks' AXN multiservice packet concentrator with CESoP (circuit emulation service over packet) support.
Support for T1 and E1 traffic was verified across a packet switched network.
The testing confirms that both companies' technologies comply with emerging standards: ITU-T recommendation Y.1413; and the IETF draft standards for SAToP (structure agnostic TDM-over-packet) and CESoPSN.
Further reading
Chipset saves space, cuts costs for TDMA handsets
Zarlink Semiconductor has announced a new highly integrated RF chipset for cellular handsets operating in dual-mode TDMA/AMPS networks.
First AAL1 device to perform on-chip ATM switching
Zarlink Semiconductor claims the MT90503 is the industry's highest density AAL1 segmentation and reassembly (SAR) chip for TDM to ATM conversion.
Y.1413 was ratified in April 2004, and the IETF is in the final stages of ratifying the SAToP and CESoPSN standards.
Axerra and Zarlink have been at the forefront in developing these standards for open, multi-vendor interoperability of TDM and circuit emulation services.
"By achieving interoperability between our packet processor and the Axerra platform, customers can more rapidly design IP-based access and enterprise products", said Jeremy Lewis, Product Line Marketing Manager, Zarlink Semiconductor.
"Interoperability with Axerra is important because it is the leader in scaleable, carrier-class products that support the emerging circuit emulation standards".
"Zarlink's single-chip TDM-over-IP packet processor is the only device capable of sending high volumes of TDM traffic over the PSN with the same quality and reliability as circuit-switched networks", said Steve Byars, Vice President of Marketing, Axerra Networks.
"Interoperability between Axerra and Zarlink will help accelerate the migration of TDM services and applications onto emerging packet networks".
Zarlink's ZL50111 series of processors uses CESoP technology to cost-effectively "tunnel" TDM traffic through any type of IP/Ethernet/MPLS network.
The devices transport or aggregate up to 32 T1/E1 TDM circuits or two T3/E3 TDM circuits across a PSN.
Axerra Networks' AXN multiservice packet concentrators and access devices are easy-add solutions that use powerful pseudo-wire technology to provide a multiservice on-ramp to IP and MPLS networks.
These pseudo-wire solutions enable the most comprehensive set of services available in the industry, including TDM services, IP, frame relay and ATM over the widest range of transport technologies, such as POS, Ethernet, MPLS, DOCSIS HFC, and fixed wireless (WiMAX).
• Zarlink Semiconductor: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
