Product category:
Intellectual Property Cores
News Release from: MIPS Technologies | Subject: MIPS32 24K
Edited by the Electronicstalk Editorial
Team on 08 April 2004
Cores are first to feature OCP standard
The new high-performance MIPS32 24K processor is the first core family to use the on-chip interconnect technology developed by the Open Core Protocol International Partnership as its native interface.
The new high-performance MIPS32 24K processor is the first core family to use the on-chip interconnect technology developed by the Open Core Protocol International Partnership (OCP-IP) as its native interface The OCP standard facilitates "plug-and-play" SoC design, and helps customers exploit the new core family's advanced architectural features, reduce development time and lower overall design costs
This article was originally published on Electronicstalk on 20 Jun 2003 at 8.00am (UK)
Related stories
Microarchitecture aims for SoC dominance
A new high-performance microarchitecture aims to address the changing economics of SoC design and help engineers increase profitability by extending their products' lifecycles.
Powerful claims for core quartet
MIPS Technologies has revealed further details of the highest performing 32bit synthesisable core family within the embedded market.
OCP-IP is a leading industry association delivering a common standard for intellectual property (IP) core interfaces.
The OCP standard reduces development time and lowers risk and costs by allowing designers who use the 24K core to reuse OCP-compliant cores across multiple MIPS-based SoCs.
OCP also eliminates the need to repeatedly modify the core and preserves the verification and test benches by defining all of the core's natural interface capabilities in a standardised way.
These interface definitions enable third party verification IP and tools to transparently adjust to the precise requirements of each IP.
Furthermore, customers can take advantage of MIPS Technologies' SoC-it system-level controller optimised for OCP, which provides a tightly coupled memory controller and includes a bridge to other on-chip system buses.
"Standard interfaces and buses are critical in meeting the challenges of increasingly complex SoC design and shrinking market windows, and MIPS Technologies is pleased to support OCP-IP's effort to make plug-and-play SoC design a reality", said Tom Petersen, Director of Product Marketing at MIPS Technologies.
"Customers who choose to take advantage of OCP can bring their powerful 24K core-based designs to market quickly, easily and efficiently, with less risk and lower cost".
"We are delighted to have OCP featured as the native interface in the industry's highest performance 32bit cores", said Ian Mackintosh, president of OCP-IP.
"By utilising OCP, customers of the 24K cores can free up critical engineering resources and more quickly achieve their design goals".
• MIPS Technologies: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
