Product category:
Intellectual Property Cores
News Release from: Mosaid
Edited by the Electronicstalk Editorial
Team on 02 February 2007
Seminars explain SoC memory designs
Technical seminars address techniques for designing today's DDR2 SDRAMs into SoC applications, and the future for DDR3 memories.
Semico Research, Fidus Systems and Mosaid Technologies are hosting technical seminars on designing today's DDR2 SDRAMs into SoC applications, and the future for DDR3 memories Titled "SoC forum - designing for DDR SDRAMs and the outlook for DDR3", the free half-day seminars will be held worldwide in February and March 2007
This article was originally published on Electronicstalk on 4 Nov 2003 at 8.00am (UK)
Related stories
Signal integrity tools cover cells at 130nm
Virtual Silicon has released a comprehensive set of signal integrity EDA views for its standard cell SIP products targeted for the 130nm process node.
IP platform gets to grips with power management
Mobilize is billed as the industry's first complete power management intellectual property (IP) platform to reduce dynamic and static (leakage) power of SoCs.
SoC designs increasingly rely on DDR as an interface to an external memory.
Although DDR2 SDRAM offers security of supply, high storage capacity, low cost and ample channel bandwidth, it is an awkward interface at both the logical and physical levels and faces complicated controller issues.
Designers will learn about effectively interfacing SoC designs to off-chip DDR SDRAMs.
"SoC designers often face a daunting task when incorporating a modern DRAM interface into their design", said Michael Kaskowitz, Senior Vice President, Semiconductor IP, Mosaid.
"Our technical seminar addresses this by examining the entire process of designing SoCs with DRAM interfaces, from inception through completed PCB and beyond".
Presenting will be: Mike Wakim, President and CEO, Fidus; Bob Merritt, Vice President, DRAM, Semico; Peter Gillingham, Vice President and CTO, Mosaid; and Graham Allan, Director of Marketing, Semiconductor IP, Mosaid.
Topics include: DDR memory as a key enabler for next-generation consumer electronics ICs; high-performance DDR memory controller issues; integrating DDR SDRAMs for PCB success; and an overview of the DDR SDRAM roadmap, looking to DDR3.
The seminar series begins on 21st February 2007 in Herzliya, Israel, and continues via the USA, Taiwan and China to conclude in Tokyo, Japan on 23rd March 2007.
Full details of venues and registration information can be found on the Mosaid website.
• Mosaid: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
