Product category:
Intellectual Property Cores
News Release from: MoSys | Subject: 0.25- and 0.18-micron core macros
Edited by the Electronicstalk Editorial
Team on 21 August 2001
Off-the-shelf macros put 1T-SRAM on SoC
menu
MoSys has made available a family of standard 1T-SRAM memory macros using silicon-proven 0.25- and 0.18-micron cores.
MoSys has made available a family of standard 1T-SRAM memory macros using silicon-proven 0.25- and 0.18-micron cores Through this extension to MoSys' current offering of custom-designed embedded memory products, customers now have the added convenience of off-the-shelf 1T-SRAM memory macros in common sizes and configurations for rapid integration into their products
This article was originally published on Electronicstalk on 9 Oct 2001 at 8.00am (UK)
Related stories
36Mbit SRAM is optimised for 100% bus usage
MoSys is shipping its high-density, low-power 36Mbit memory, making it the first to market with this level of bit density.
1T-SRAM ready to roll on 0.13-micron processes
MoSys' 1T-SRAM technology has now been verified on multiple versions of TSMC's 0.13-micron standard and triple-oxide logic processes with excellent yield results.
Available in 1 and 2Mbit sizes and both high speed and low power configurations, customers can also select from different memory bus widths as well as read and write timing interfaces, delivering the high density advantages of custom 1T-SRAM macro design with the time-to-market advantages normally only possible for compiled macros.
A total of 36 different macro configurations are available.
"Since we launched our 1T-SRAM licensing programme, we have experienced tremendous market interest and demand for MoSys' 1T-SRAM technology", noted Mark-Eric Jones, vice president and general manager of intellectual property at MoSys.
"By offering these standard off-the-shelf memory configurations in addition to custom 1T-SRAM development, our customers can achieve additional savings on development time and cost".
These standard macros are licensed on a low-cost, single project use basis while allowing customers to use multiple instances in their designs to achieve larger on-chip memories.
Deliverables include datasheet, simulation models, timing model, layout phantoms, GDS2 database and test documentation.
"In less than two years, MoSys' 1T-SRAM embedded memories have entered volume production in products from leading semiconductor companies", noted Bob Merritt of Semico Research Corporation.
"These standard macros should accelerate the rapid proliferation of this technology into many more SoC designs".
For customers with embedded memory requirements outside of the scope of the standard macro library, including projects in advanced deep sub-micron processes such as 0.15- and 0.13-micron, MoSys continues to provide its customised embedded 1T-SRAM memory macros.
MoSys 1T-SRAM standard macros are available now with license fees starting from $100,000.
Delivery times are two to four weeks.
• MoSys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
