Visit the Zuken web site
Click on the advert above to visit the company web site

Product category: Programmable Logic Devices
News Release from: MathStar | Subject: MPEG-2 encoder IP core for Arrix
Edited by the Electronicstalk Editorial Team on 08 August 2007

MPEG-2 encoder for field programmable
object array

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Programmable Logic Devices and more every issue. Click here for details.

Intellectual property core currently supports high definition 720p resolutions at 60 frames per second as well as all standard definition formats.

MathStar has ported its high definition MPEG-2 encoder IP core to the Arrix field programmable object array (FPOA) The intellectual property (IP) core currently supports high definition 720p resolutions at 60 frames per second as well as all standard definition formats

MathStar's MPEG-2 encoder IP core was codeveloped with Adaptive Micro-Ware, a leader in video technology solutions and a member of MathStar's Certified Design Centre (CDC) programme.

"MathStar has made a substantial investment in porting broadcast video applications to the Arrix FPOA", says Dan Sweeney, MathStar COO.

"The FPOA offers performance above and beyond other programmable logic products, which makes it ideal for high-definition video processing".

"The combination of Adaptive Micro-Ware's video expertise and the Arrix FPOA's 1GHz deterministic timing enable a very high-end MPEG-2 encoder feature set on a low cost platform".

"MathStar's Arrix FPOA allowed Adaptive Micro-Ware to develop the MPEG-2 encoder IP core in a short amount of time", says Bob Kniskern, President of Adaptive Micro-Ware.

"By combining the FPOA architecture with inexpensive FPGAs, we were able to target a best-in-class feature set including extensive motion estimation, a low constant bitrate and very high picture quality - all on a reprogrammable platform".

According to Kniskern, Adaptive Micro-Ware first selected the FPOA for work with a major telecommunications customer that needed a higher-performance form of programmable logic to help compress video for storage and distribution over the Internet.

Since then, the company has been able to leverage this investment into design services contracts with other firms.

The MPEG-2 encoder IP core is part of MathStar's Pro Video Library, which also includes an MPEG-2 multi-stream decoder, the JPEG-2000 encoder IP cores as well as a roadmap to MPEG-4/H.264 IP.

The MPEG-2 Encoder IP is scalable across one or two FPOA devices, depending on the level of compression required.

The IP core will also be enhanced to support 1080i formats before the end of the year.

MathStar: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the Zuken web site