Product category:
Design and Development Software
News Release from: Nanovata Design Automation
Edited by the Electronicstalk Editorial
Team on 31 May 2007
Spacing-centric routing to exploit
market demand
Nanovata Design Automation is developing a new generation of shape-based IC routing technology.
Nanovata Design Automation is a company formed to develop and market interconnect optimisation technology and tools for IC designers who are working on complex SoC designs using 90, 65 and 45nm process technologies, with an emphasis on timing, signal integrity, yield and manufacturability improvement Nanovata has developed a new generation of shape-based IC routing technology that optimises a layout to gain the best timing and yield towards the signoff quality that current market tools cannot achieve
This article was originally published on Electronicstalk on 7 May 2004 at 8.00am (UK)
Related stories
Toshiba opts for simulation analysis solution
Toshiba Corp has adopted the FineSim hybrid simulation analysis solution into its design flow.
DSP software to drive 512 VoIP channels per chip
Adaptive Digital Technologies has been selected to develop a high-density turnkey DSP solution for TelcoBridges' TB640 platform.
In short, it takes a layout and optimises timing, SI, yield and manufacturability.
Nanovata was founded in March 2005 by former Avant! and SPC (Silicon Perspective Corporation) alumni, including Jeong-Tyng (JT) Li (CEO and founder), Chung-Do Yang (founder), Chih-Liang Cheng (founder) and Hsi-Chuan Chen (founder).
The founders were leaders in the Milkyway, Apollo, Astro and First Encounter product teams, respectively.
Nanovata's Board of Directors is composed of JT Li, and industry investors Sang Wang and Frank Lin.
The company's technical advisor is Professor Malgorzata Marek-Sadowska from UC Santa Barbara.
The company is privately funded by angel investors and Trident Microsystems.
Says Li: "Timing, including signal integrity, continues to be a major issue in chip design".
"Many iterations are required".
"At 90nm and below, the foundries' yield-enhancing rules add a new complexity to chip designs and the resulting layout changes affect timing - often in a negative way".
"A convergent optimisation to achieve multiple objectives is needed to tape out sooner".
"Furthermore, high-yield-enhancing layouts are necessary to produce greater profit in this competitive market".
Li continues: "With this market opportunity in mind, we believed that the best approach to developing technology was spacing-centric routing".
"We decided that any successful product also had to provide a unified signoff quality, design-rule checking and fixing engine, to deliver fast clean convergent results with minimal layout perturbation".
Nanovata will be meeting with interested and prospective parties on Booth 672 at the 2007 Design Automation Conference.
• Nanovata Design Automation: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
