Product category:
Sensors and Data Acquisition
News Release from: Nallatech | Subject: BenADC 3G/1.5G
Edited by the Electronicstalk Editorial
Team on 11 June 2007
Analogue inputs boast gigasample
throughput
Ultra-high-speed analogue capture modules feature the latest gigasample analogue-to-digital convertors from National Semiconductor.
Nallatech has released a pair of ultra-high-speed analogue capture modules featuring the latest gigasample analogue-to-digital convertors (ADCs) from National Semiconductor These new products offer customers multiple ultra wide band analogue I/O capture channels directly coupled to a Xilinx Virtex-4 FPGA - a powerful combination ideal for addressing the processing requirements of demanding embedded applications such as sigint, radar and lidar (light detecting and ranging)
This article was originally published on Electronicstalk on 26 Apr 2001 at 8.00am (UK)
Related stories
Platform harnesses potential of latest FPGAs
Nallatech has launched DIME-II with teraOPS performance which it says will allow users to harness the full capability of advanced FPGAs.
Compact PCI board boasts 20 ADC channels
Benadic is a powerful 20-channel Compact PCI 14bit ADC motherboard from Nallatech.
This new product range further strengthens Nallatech's position as the dominant supplier of COTS FPGA embedded products for the defence and security markets.
Shipping with immediate effect is the Nallatech BenADC 3G.
This product features two National 8bit 3Gsample/s ADCs, an external clock input and digital trigger.
Further reading
FPGA-centric platform for a terabit future
The Benera is a reconfigurable computing platform that Nallatech claims takes FPGA systems to TeraOPS performance.
FPGA cores aim to beat DSPs at floating point
Nallatech has launched a fully IEEE754-compliant single-precision floating-point core library which now allows Xilinx's FPGAs to exceed the floating-point performance of the latest DSPs.
Entry-level FPGA development protects investment
Nallatech is now shipping its first FPGA development kit: the Strathnuey is based on a single-slot motherboard with Xilinx Virtex-II FPGAs.
Each ADC083000 ADC can achieve up to 7.0 effective number of bits (ENOB), 44.5dB signal-to-noise ratio (SNR) and 54.5dB spurious free dynamic range (SFDR) when sampling a 748MHz input signal at 3Gsample/s.
Trigger and clock signal inputs allow simultaneous sampling of both channels, enabling synchronous data acquisition on a single card.
Two banks of DDR-II SRAM memory are directly coupled to the user FPGA allowing algorithm and ADC data to be locally buffered.
National's LMX2531LQ1500E delta-sigma phase-locked loop and voltage-controlled oscillator (PLL+VCO) integrated circuit is also featured on the BENADC-3G module.
It provides a very stable, low noise clock source in order to achieve the highest SNR (or ENOB) possible from the gigasample rate ADCs.
The BenADC 1.5G features the same FPGA and memory back-end as the BenADC 3G, however uses two ADC08D1500 National ADCs providing users with four 8bit 1.5Gsample/s analogue capture channels as well as external clock and trigger inputs.
This product is the ideal solution for applications such as beamforming that requires a high number of input channels per FPGA.
This product will be available Q3 2007.
Both products are available with a choice of Virtex-4 SX55, LX100 or LX160 user FPGAs.
"We are extremely excited by these new products; they extend our core FPGA competences, offering users ultra high speed analogue I/O modules to enable digital signal processing and conditioning capabilities within close proximity of the sensor front end", says Stephen Lynas, VP Marketing of Nallatech.
"The inclusion of this analogue capability within our market leading product range allows us to address a growing market requirement and ease the development of embedded systems for our customers".
"National's innovative ADC technology is well-suited to COTS FPGA embedded products and provides Nallatech the analogue peripheral features needed to design seamless system solutions with Xilinx Virtex-4 FPGAs", says Alan Hutton, European Partnership Programme Manager at National Semiconductor.
"Our ADCs have a unique folding and interpolating architecture that enables a very flat response of all the dynamic parameters up to Nyquist, with no missing codes guaranteed over the full operating temperature range".
Both products are delivered with a suite of optimised IP cores and reference designs.
Xilinx System Generator library components are also provided allowing non-VHDL users to target the hardware using Simulink.
Software support includes Windows, Linux and VXWorks.
• Nallatech: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
