Product category:
Design and Development Software
News Release from: Nassda Corp
Edited by the Electronicstalk Editorial
Team on 11 February 2002
Accelerant uses HSIM for transceiver
design
Accelerant Networks has used Nassda's HSIM to verify and develop its 5Gbit/s backplane communications transceiver design into full-function silicon.
Accelerant Networks has used Nassda's HSIM to verify and develop its 5Gbit/s backplane communications transceiver design into full-function silicon For this analogue/mixed-signal transceiver design, Accelerant replaced its internal mixed-mode simulation environment with HSIM, enabling Accelerant engineers to more efficiently complete the large number of precise full-chip simulation runs required to eliminate multiple design turns and ensure early silicon success
This article was originally published on Electronicstalk on 7 Jun 2001 at 8.00am (UK)
Related stories
First hierarchical full-chip circuit simulator
Nassda Corp has announced version 1.3 of HSIM, which it describes as the EDA industry's first hierarchical full-chip circuit simulator.
Analysis overcomes nanometre design challenge
The latest version of HSIM analyses circuit behaviour while taking into account the electrical and parasitic effects of nanometre-scale silicon for analogue, mixed-signal, memory and SoC designs.
"Accelerant's technical expertise allowed us to create a breakthrough in backplane communications, removing a traditional bandwidth bottleneck in networking equipment", said Paul Nahi, CEO and president of Accelerant Networks.
"In today's market, our customers depend on our backplane communication transceivers to increase the performance and differentiation of their own system-level products.
Nassda's technology and support helped us ensure that our engineering team could decrease cost, ensure quality and improve time to market for these innovative products".
Accelerant's backplane communication transceivers are designed to deliver high performance, virtually error-free backplane communication over copper on standard FR4 backplanes enabling networking equipment manufacturers to dramatically improve the speed, reliability and ease of design of their products.
The 0.25-micron CMOS transceiver design's high-speed signals and clocks required a combination of full-chip verification, exacting accuracy and fast execution to permit Accelerant engineers to verify design performance across a wide range of operating conditions.
"Leading, innovative companies such as Accelerant Networks need verification tools that let them focus squarely on their designs", said Sang Wang, CEO of Nassda.
"With its high speed, full-chip capacity and SPICE-level accuracy, HSIM addresses today's complex design challenges.
We're delighted to be working with Accelerant in meeting their needs for signoff-quality verification of their pioneering mixed-signal designs".
• Nassda Corp: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
