Visit the FDK Corp web site
Click on the advert above to visit the company web site

Product category: Analogue and Mixed Signal ICs
News Release from: National Semiconductor | Subject: DS25BR100, DS25BR110 and DS25BR120
Edited by the Electronicstalk Editorial Team on 29 March 2007

Signal conditioning buffers for LVDS
products

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Analogue and Mixed Signal ICs and more every issue. Click here for details.

Three new signal-conditioning buffers are low-voltage differential signaling devices which offer transmit pre-emphasis and receive equalisation for superior jitter performance up to 3.125Gbit/s.

National Semiconductor has introduced three new signal-conditioning buffers to its low-voltage differential signaling (LVDS) product portfolio These buffers are thought to be the industry's first LVDS devices to offer transmit pre-emphasis and receive equalisation for superior jitter performance up to 3.125Gbit/s, while using less power than previous generation buffers

National will introduce 11 additional LVDS products throughout the year including crosspoint switches, mux/buffers and splitters that offer similar performance.

National's DS25BR100, DS25BR110 and DS25BR120 are single-channel LVDS buffers that provide enhanced signal integrity up to 3.125Gbit/s.

They offer the industry's best jitter performance at 9ps typical and the lowest power at 100mW.

National optimised these LVDS buffers for high-speed signal transmission over FR-4 backplanes and cables used in communications, storage and imaging systems.

For example, they drive 2.5Gbit/s transmissions over 10m of InfiniBand cable or 100cm of FR4, with 0.15 units interval (UI) of residual jitter at the equaliser output.

They can also boost signals in next-generation serial digital interface (SDI) broadcast video routers and home theatre digital visual interface (DVI) cable interconnects.

These LVDS buffers provide 7 kV of electrostatic discharge (ESD) protection and are well-suited for buffering signals from the new generation of 90 and 65nm field-programmable gate arrays (FPGAs) and applications-specific integrated circuits (ASICs).

Offered in 8-pin LLP packages, the 3.125Gbit/s DS25BR1xx devices have fully differential signal paths that ensure superior signal integrity and noise immunity.

The DS25BR100 has two levels of transmit pre-emphasis and receive equalisation, making it well-suited for use as a repeater device.

The DS25BR120 has four levels of pre-emphasis for use as an optimised driver device, and the DS25BR110 has four levels of equalisation for use as an optimised receiver device.

The LLP package's small 3 x 3mm footprint saves board space, and the flow-through pin-out minimises internal device jitter and allows easy board layout.

These buffers accept LVDS, current-mode logic (CML) and low-voltage positive emitter coupled logic (LVPECL) input, and the output levels are fully LVDS compliant.

The differential inputs and outputs are internally terminated with a 100Ohm resistor to lower device input and output return losses, reduce component count and further minimise board space.

National Semiconductor: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the FDK Corp web site