Product category:
Communications ICs (Wired)
News Release from: Nu Horizons Electronics Corp | Subject: PES12N3 and 89PES24N3
Edited by the Electronicstalk Editorial
Team on 23 November 2005
PCI Express switches offer design
flexibility
Two new IDT three-port PCI Express switches combine high performance and an architecture that permits numerous configuration options for design flexibility.
With samples available now from DT Electronics, two new IDT three-port PCI Express switches combine high performance and an architecture that permits numerous configuration options for design flexibility The PES12N3 (12-lane) and 89PES24N3 (24-lane) deliver 48 and 96Gbit/s aggregate switching throughput, respectively
This article was originally published on Electronicstalk on 25 Mar 2004 at 8.00am (UK)
Related stories
Budget board for FPGA development
A new 400k gate Spartan-3 FPGA development board provides a low-cost solution for design engineers looking to pursue a variety of embedded FPGA applications.
Platforms speed FPGA development
Nu Horizons Electronics Corp has two new development platforms based on the Spartan-3 family of low cost FPGAs from Xilinx.
The switches are optimised for demanding applications in servers, storage, graphics and communications networking.
Both are PCI Express Base Revision 1.0a compliant and both feature a nontransparent port that supports four mapping windows.
The devices require no external components and incorporate on-chip memory for packet buffering and queuing.
Each switch has the option for one port to be configured as either a downstream or nontransparent port.
Port arbitration schemes use round robin or weighted round robin algorithms.
All ports offer static lane reversal and polarity inversion and device configurations can be loaded from EEPROM.
Low latency is achieved using cut-through switch architecture.
The switches support from 128 to 256byte (12-lane) or 2048byte (24-lane) payload size and one virtual channel.
The nontransparent port mapping windows may be configured as a 32bit memory or I/O window.
Alternatively, the windows can be paired to form a 64bit memory window.
Interprocessor communications includes 32 inbound and outbound doorbells, four inbound and outbound message registers, and two (12-lane) or eight (24-line) shared shadow registers.
The PES12N3 comes in a 23 x 23mm BGA with 16 general-purpose I/O pins and the 89PES24N3 has eight general-purpose I/O pins and is housed in a 27 x 27mm BGA.
Both BGA packages have 1mm balls.
• Nu Horizons Electronics Corp: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
