Product category:
Communications ICs (Wired)
News Release from: Nu Horizons Electronics Corp | Subject: LAN9218
Edited by the Electronicstalk Editorial
Team on 17 October 2006
Ethernet controller eliminates pin
confusion
SMSC's LAN9218 is a full-featured, single-chip 10/100 Ethernet controller that uses HP's Auto-MDIX technology.
Available from DT Electronics, SMSC's LAN9218 is a full-featured, single-chip 10/100 Ethernet controller that uses HP's Auto-MDIX technology HP Auto-MDIX eliminates the confusion associated with device pin assignments, the need to add a manual MDIX switch or use cross-over cables
This article was originally published on Electronicstalk on 21 Feb 2008 at 8.00am (UK)
Related stories
Easy connection for embedded Ethernet
Ethernet controller for embedded applications provides a glueless connection to most common 16 and 32bit microprocessors and microcontrollers.
Budget board for FPGA development
A new 400k gate Spartan-3 FPGA development board provides a low-cost solution for design engineers looking to pursue a variety of embedded FPGA applications.
Platforms speed FPGA development
Nu Horizons Electronics Corp has two new development platforms based on the Spartan-3 family of low cost FPGAs from Xilinx.
The LAN9128 is driver-, register- and footprint-compatible with the previous generation of LAN9118 devices.
Designed for embedded applications where performance, flexibility, ease of integration and system cost reduction are required, the LAN9218 suits applications in high definition video and multimedia systems.
The LAN9218 has been designed to provide the highest performance possible for any given architecture.
It is fully IEEE802.3 10Base-T and 802.3u 100Base-TX compliant and includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like slave interface.
The simple, yet highly functional host bus interface provides a glue-less connection to most common 16 and 32bit microprocessors and microcontrollers.
LAN9218 includes large transmit and receive data FIFOs with a high-speed host bus interface to accommodate high bandwidth, high latency applications.
In addition, the memory buffer architecture allows the most efficient use of memory resources by optimising packet granularity.
Dropped packets are eliminated as the buffer memory can store 200 packets and automatic or host-triggered PAUSE and back-pressure flow control are supported.
The LAN9218 offers a variety of power management and wake-up features.
The LAN9218 can be woken up from reduced power mode by a number of methods including "magic packet", "wake-on-LAN" and "link status change".
The chip comes in a lead-free, low profile 100-pin TQFP package.
It operates from a single 3.3V power supply and has 5V tolerant I/O.
• Nu Horizons Electronics Corp: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
