<?xml version="1.0" encoding="iso-8859-1"?>
<rss version="2.0">
  <channel>
    <title>RSS News Feed for OneSpin Solutions - from Electronicstalk</title>
    <link>http://www.electronicstalk.com/news/oni/oni000.html</link>
    <description>OneSpin Solutions news releases on Electronicstalk</description>
    <language>en-gb</language>
    <copyright>Copyright (C)2008 Pro-Talk Ltd. All rights reserved.</copyright>
    <pubDate>Sat, 22 Nov 2008 08:00:00 UT</pubDate>
    <lastBuildDate>Sat, 22 Nov 2008 08:00:00 UT</lastBuildDate>
    <image>
      <title>Pro-Talk Ltd</title>
      <url>http://www.pro-talk.com/images/protalklogo90.gif</url>
      <link>http://www.pro-talk.com/</link>
      <width>90</width>
      <height>79</height>
    </image>
    <item>
      <title>Verification promises gap-free performance</title>
      <description>360 MV and its GapFreeVerification process are now claimed to be the most comprehensive formal SVA verification solution on the market.</description>
      <pubDate>Wed, 04 Jun 2008 08:00:00 UT</pubDate>
      <category>OneSpin Solutions</category>
      <link>http://www.electronicstalk.com/news/oni/oni103.html</link>
    </item>
    <item>
      <title>Systematic verification boosts productivity</title>
      <description>Process systematically delivers predictable, repeatable verification results for complex modules and IP, accelerating the gap-free formal verification that ensures first-time error-free operation.</description>
      <pubDate>Tue, 19 Feb 2008 08:00:00 UT</pubDate>
      <category>OneSpin Solutions</category>
      <link>http://www.electronicstalk.com/news/oni/oni102.html</link>
    </item>
    <item>
      <title>Language link eases verification</title>
      <description>OneSpin's 360 MV ensures that all functional errors in complex digital modules and intellectual property (IP) are detected.</description>
      <pubDate>Wed, 23 Jan 2008 08:00:00 UT</pubDate>
      <category>OneSpin Solutions</category>
      <link>http://www.electronicstalk.com/news/oni/oni101.html</link>
    </item>
    <item>
      <title>Equivalence checker is made for the FPGA market</title>
      <description>Tool verifies functional equivalence between the RTL code and post-synthesis FPGA netlist, and between the post-synthesis netlist and post-place-and-route FPGA netlist.</description>
      <pubDate>Tue, 11 Dec 2007 08:00:00 UT</pubDate>
      <category>OneSpin Solutions</category>
      <link>http://www.electronicstalk.com/news/oni/oni100.html</link>
    </item>
  </channel>
</rss>
