Product category:
Power Supply ICs and Controllers
News Release from: PolarFab | Subject: PBC4
Edited by the Electronicstalk Editorial
Team on 22 March 2004
More libraries for power process
PolarFab has released two new digital standard cell libraries for its PBC4 BCD (bipolar-CMOS-DMOS) process.
PolarFab has released two new digital standard cell libraries for its PBC4 BCD (bipolar-CMOS-DMOS) process The addition of these new libraries helps to reduce design times for power management and smart-power applications, including motor control, gate drivers, and microprocessor supervisory circuits
This article was originally published on Electronicstalk on 16 Sep 2002 at 8.00am (UK)
Related stories
30V BiCMOS process has designs on smart power
PolarFab's PBC4 0.5-micron BiCMOS process has been qualified for volume production.
Smart power process extends to 8in wafers
PolarFab has achieved qualification for production of 8in wafers of its PBC4 0.5-micron BiCMOS process.
The first library is designed to support synthesis place and route (SP and R) circuit design capability that requires a "gridded" standard cell library.
This 72-cell library includes logic (Verilog) and synthesis views that allow customers to use proven SP and R flows to reduce the design time of logic circuits.
The synthesis views are compatible with industry leading EDA tools such as Synopsys and Cadence.
A Library Exchange Format (LEF) file for automated place and route tools is also included.
The second library is intended for lower gate count mixed-signal designs, where the logic is specified using schematics.
The 30-cell, standard cell library gives designers a more area-efficient alternative to the SP and R library that allows them to create lower gate count circuits using proven silicon building blocks, saving time and increasing first pass yield.
Both libraries have functional Verilog A cell views that allow designers to perform logic simulations many times faster than Spice transistor level simulations, making it easier to incorporate more digital circuitry in a mixed-signal design.
The PBC4 process, available on 6 and 8in wafers, features 0.5-micron, 40V BCD/power-BiCMOS technology.
The process includes complementary N- and P-channel mosfets with 5, 7, 16, and 30V capabilities as well as a 40V capability for NMOS only; dual gate oxides (5.5 and 16V); a 16V poly-poly capacitor, a ZTC poly resistor, two high-value diffused resistors, a Schottky diode, a lateral PNP and two vertical NPN transistors.
Two- and three-layer metal versions of the process are also available.
Datasheets for the new digital standard cell libraries are available online on PolarFab's secure Customer Access Centre.
The PBC4 process is also supported with a complete set of design tools, including a process design kit (PDK), models, and a comprehensive design and layout manual, as well as PolarShuttle, PolarFab's multiproject fast-track programme to manufacture prototypes.
• PolarFab: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
