Visit the Avago Technologies web site
Click on the advert above to visit the company web site

Product category: Communications ICs (Wired)
News Release from: Phyworks | Subject: PHY1040
Edited by the Electronicstalk Editorial Team on 27 February 2008

Laser driver shrinks for
small-form-factor modules

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Communications ICs (Wired) and more every issue. Click here for details.

Phyworks has launched a highly integrated laser driver and limiting amplifier IC for small form factor optical modules operating between 125Mbit/s and 1.25Gbit/s.

The first device of its kind to be offered at US $1 in volume, the PHY1040 is also the first to support both VCSEL and continuous mode DFB and FP lasers for DDM and nonDDM applications Providing a more flexible design platform for Gigabit Ethernet, OC3 and OC-12 optical modules, the PHY1040 significantly reduces component cost, PCB size and design and manufacturing complexity

The transceiver can be easily integrated with the proven PHY1092 or PHY1095 TIAs and a low cost EEPROM or microcontroller to create a complete SFP solution.

According to Phyworks CEO Stephen King: "With the rapid worldwide growth in IP based access, metro and core networks, the needs of higher datarate video applications and the proliferation of Gigabit Ethernet ports, there was a clear need for a new generation of ICs to sustain the drive to lower cost optical modules".

"By leveraging our proven technology and expertise in high-level product integration the PHY1040 delivers not only the most value from a price standpoint, but also the performance levels, customer support, quality, reliability and delivery standards which are synonymous with the Phyworks name worldwide".

The PHY1040's selectable driver output stage can either be configured as a common anode VCSEL driver, providing a modulation current up to 30mA and a bias current of 20mA, or as a continuous mode laser driver, providing a peak modulation current of up to 80mA and bias current of 90mA.

Bias can be controlled in either a closed loop mode using a cost-saving integral APC loop or in an open loop mode using a temperature indexed look-up table.

The receiver section of the PHY1040 consists of an AGC input amplifier, programmable low pass filter, limiting stage and CML driver.

A signal-detect/loss-of-signal alarm is also provided that compares input signal with user selectable threshold and hysteresis values.

Device settings can be stored in an external 2Kbit EEPROM connected via the transceiver's integral two wire serial interface.

Requiring a 3.3V supply and temperature rated for operation between -40 and +95C, the PHY1040 is housed in a 32-pin 5 x 5mm QFN package.

The chip is available in volume with pricing at US $1 in volume.

Phyworks: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the Avago Technologies web site