Product category:
Communications ICs (Wired)
News Release from: PMC-Sierra | Subject: PM5384 S/UNI-1x155
Edited by the Electronicstalk Editorial
Team on 27 July 2001
Top density for single channel OC-3
ATM/POS-PHY
The PM5384 S/UNI-1x155 from PMC-Sierra is a single channel OC-3c SONET/SDH-PHY for ATM/POS with industry standard UTOPIA Level 2 and POS-PHY Level 2 system interfaces.
The PM5384 S/UNI-1x155 from PMC-Sierra is a single channel OC-3c SONET/SDH-PHY for ATM/POS with industry standard UTOPIA Level 2 and POS-PHY Level 2 system interfaces The continued growth in Internet access bandwidth is driving service provider upgrades to metro networks to support greater capacity
This article was originally published on Electronicstalk on 24 Jan 2008 at 8.00am (UK)
Related stories
Access device is at home in residential gateways
Delivers gigabit-per-second IPv4 or IPv6 routing, network address translation and quality of service features.
MIMO WiMAX chip drives femtocell designs
Integrated reference design combines Sequans' new SQN2130 basestation ASIC with PMC-Sierra's new PM8800 WiZIRD 2Tx/2Rx RF IC.
To facilitate this expansion, system vendors require highly integrated, fully standards compliant, off-the-shelf silicon solutions to enable the rapid migration of DS-3 to OC-3 access links.
To meet these needs, the S/UNI-1x155 occupies the industry's smallest board area, while providing the most integrated functionality and full standards compliance.
Where current solutions require two devices to support ATM or POS, the S/UNI-1x155 incorporates both and allows selectability in a single design.
All of this improves system design flexibility, provides time-to-market advantages, and reduces overall system power and cost for packet-over-SONET (POS) and ATM-based networking equipment.
The S/UNI-1x155 is ideal for packet and ATM interfaces in applications such as 3G wireless basestations, CPE-based routers and DSLAM uplinks.
The S/UNI-1x155 provides a highly integrated single-channel OC-3 (155Mbit/s) SONET/SDH framer that combines a dual-mode packet-over-SONET frame processor and ATM cell processor with integrated clock recovery and clock synthesis, with three selectable system interfaces (POS-PHY Level 2, 16bit UTOPIA Level 2, and 8bit UTOPIA Level 2).
The S/UNI-1x155 jitter performance meets all Bellcore GR-253 intrinsic jitter, jitter tolerance, and jitter transfer specifications.
In addition, the S/UNI-1x155 features a bidirectional automatic protection switching (APS) interface for line card protection.
"PMC-Sierra's S/UNI-1x155 expands our industry leading S/UNI family of products, providing POS and ATM network interface solutions from OC-1 to OC-192", said Glenn Bindley, vice president and general manager of PMC-Sierra's Internet Routing Division.
"By maintaining software and hardware compatibility with the more than 1000 existing S/UNI designs we continue to focus on accelerating customer time-to-market", concluded Bindley.
The S/UNI-1x155 is packaged in a 15 x 15 mm, 196-pin stPBGA package.
The S/UNI-1x155 is implemented in low power 0.25-micron, 3.3/2.5V CMOS technology, providing typical power consumption of less than 400mW.
• PMC-Sierra: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
