Visit the Avago Technologies web site
Click on the advert above to visit the company web site

Product category: Communications ICs (Wired)
News Release from: PMC-Sierra | Subject: Xilinx hardware interoperability testing
Edited by the Electronicstalk Editorial Team on 20 December 2001

Interoperability tests aid router design

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Communications ICs (Wired) and more every issue. Click here for details.

PMC-Sierra and Xilinx have performed successful hardware interoperability testing between PMC-Sierra's Xenon family of devices and Xilinx Virtex-II based POS-PHY level 4 (PL4) cores.

PMC-Sierra and Xilinx have performed successful hardware interoperability testing between PMC-Sierra's Xenon family of devices and Xilinx Virtex-II based POS-PHY level 4 (PL4) cores A collaborative effort between the two companies, the proven interoperability of the Xenon devices and the PL 4 cores will allow system architects to focus on system level aspects of the design rather than verifying connectivity

As such, the interoperability will help accelerate the development of emerging metro area network (MAN) equipment such as multiservice routers and switches with support for 10 Gigabit Ethernet, High Density Gigabit Ethernet, OC-192, 4 x OC-48 POS/ATM.

"PMC-Sierra and Xilinx have worked closely in the standards committees to define the requirements for interoperable components at 10Gbit/s rates", said Steve Perna, vice president and general manager of PMC-Sierra's Optical Networking Division.

"Xilinx has been a long-standing supporter of the POS-PHY standard and together we're providing interoperable physical and link layer devices that reduce terabit system design cycles".

"As a principal member of the Optical Internetworking Forum (OIF), Xilinx has been working closely with PMC-Sierra to ensure hardware interoperability with the leading physical layer solution", said Rich Sevcik, senior vice president and general manager at Xilinx.

"The combination of Xilinx cores and XENON devices give designers of MANs the ability to map proven IP into SONET/SDH, thereby satisfying the ever increasing demands for network bandwidth".

POS-PHY Level 4 is an industry standard multiservice system interface supporting OC-192, 10 Gigabit Ethernet and multichannel configurations, including 2.5Gbit/s OC-48, 622-Mbit/s OC-12 and Gigabit Ethernet, as required by the new generation of super routers and Layer 3 switches used in multiservice voice and data networks.

The interface is flexible, supporting high-speed Packet-over-SONET (POS) Internet traffic as well as 10 Gigabit Ethernet, Gigabit Ethernet and Asynchronous Transfer Mode (ATM) applications.

POS-PHY Level 4 originated from the Saturn Development Group, co-founded by PMC-Sierra in 1992.

It has since been standardized in the OIF as System Packet Interface Level 4 (SPI-4) Phase 2 and in the ATM Forum as Frame-Based ATM Interface Level 4 (FBATM-4).

The PL4 single and multichannel cores are available now for purchase as Xilinx LogicCORE products and are optimised for Virtex-II FPGAs and design tools.

Pricing for the cores are $18,000 each.

Licensing information can be found at the Xilinx IP Centre at on the company's website.

The PL4 cores are sold under the terms of the SignOnce IP License, a single set of terms for licensing FPGA-based IP cores from Xilinx and over 25 third-party providers.

PMC-Sierra: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the Avago Technologies web site