Product category:
Design and Development Software
News Release from: QuickLogic | Subject: Active-HDL
Edited by the Electronicstalk Editorial
Team on 27 March 2001
QuickLogic and Aldec combine to simulate
logic
QuickLogic is offering Aldec's Active-HDL verification environment as a complement to its QuickWorks design software package.
QuickLogic is offering Aldec's Active-HDL verification environment as a complement to its QuickWorks design software package The addition of Aldec-based simulation enhances designers' ability to work with the highest density QuickLogic FPGAs and ESPs throughout a wide range of applications
This article was originally published on Electronicstalk on 19 Dec 2001 at 8.00am (UK)
Related stories
Design flow manager speeds programmable logic
Aldec is providing complete support for all QuickLogic devices through Active-HDL's completely automated design flow manager.
Logic platforms add high-speed UART options
Offers a power-efficient single-chip solution to expand the interfacing capability of a mobile application processor, for example to support high-datarate Bluetooth.
Programmable platform shrinks to chip scale
ArcticLink reduces design time and risk for mobile product developers by embedding hard-wired host controllers with a programmable fabric - all in a single low-power device.
"As the density and complexity of designs increases, the need for advanced verification and simulation tools becomes critical", said Jon Ewald, QuickLogic's Product Marketing Director.
"By partnering with Aldec, we are giving engineers a VHDL simulation solution that has no limitation on design size or run times".
Active-HDL is an integrated design environment claimed to deliver quality and ease of use for engineers working with high-density programmable logic designs.
It replaces several tools with a single integrated and reliable design environment, shortens the learning curve and cuts time-to-market.
The Active-HDL VHDL simulator offered by QuickLogic is said to incorporte the features and advantages found in Aldec simulators and offers full simulation support for IEEE 1076-87/93.
It supports designs targeted at all three QuickLogic pASIC and all five ESP families.
"QuickLogic's move toward higher-density devices and its new ESP families offer exciting new design opportunities", said Mike O'Brien, Active-HDL Product Marketing Manager.
"By selecting Active-HDL for simulation, QuickLogic has shown its commitment to providing world-class design support as well as industry-leading semiconductors".
The Active-HDL Standard Edition is available through QuickLogic priced at $3600 and includes the first year of maintenance.
The verification tool is available now and is specially discounted for purchasers of QuickWorks design software.
• QuickLogic: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
