Product category:
Intellectual Property Cores
News Release from: QuickLogic | Subject: QuickPack
Edited by the Electronicstalk Editorial
Team on 02 July 2001
System configures programmable IP for
comms
QuickPack from QuickLogic is a novel "point and click" system for implementing complete key interface blocks within complex communications systems designs.
QuickPack from QuickLogic is a novel "point and click" system for implementing complete key interface blocks within complex communications systems designs The system initially includes fully interoperable cores for master and target Utopia Level I, Level II, and Level III as well as the PHY and Link layer versions of POS-PHY L3
This article was originally published on Electronicstalk on 8 Jul 2008 at 8.00am (UK)
Related stories
Logic platforms add high-speed UART options
Offers a power-efficient single-chip solution to expand the interfacing capability of a mobile application processor, for example to support high-datarate Bluetooth.
Programmable platform shrinks to chip scale
ArcticLink reduces design time and risk for mobile product developers by embedding hard-wired host controllers with a programmable fabric - all in a single low-power device.
All the cores were developed by Munich-based MorethanIP, and are optimised for use in the full range of QuickLogic's ESP and new Eclipse FPGA families.
With the combination of ESP device platforms and the QuickPack development system, designers now have a complete, fast, and easy development solution for communications interfacing applications.
For example, creating a bridge from PCI to POS PHY L3 or LVDS SERDES to Utopia II can be done in a matter of minutes.
Further reading
Module checks out visual enhancements
Evaluation module allows OEMs and ODMs to see first-hand the benefits that VEE technology can bring to their mobile devices.
SDIO host controller handles multiple cards
Proven System Block for QuickLogic's Customer Specific Standard Product solutions platform library addresses the needs of handheld system designs.
If the designer later wants to upgrade from Utopia II to Utopia III, the changes can be made with just a few mouse clicks.
Key to QuickPack's ease of use is a graphical user interface developed for QuickLogic by MorethanIP.
Based on Java technology to offer complete platform independence, the GUI enables engineers to configure IP blocks by simply selecting from various point-and-click options.
The software then automatically parameterises the underlying VHDL code - eliminating the time-consuming process of manually altering source code to make design changes.
"Networking and telecommunications systems designers now have a point-and-click system to implement complete interface blocks", said Peter Feist, vice president of worldwide marketing at QuickLogic.
"This means greater efficiency for engineers working with these complex functions regardless of the depth of their expertise".
The QuickPack system delivers results for designers seeking the advanced functionality of QuickLogic's ESP families, including QuickRAM, QuickPCI, QuickSD, QuickDSP and QuickFC, all of which offer the high performance and guaranteed functionality of embedded functions with the flexibility of configurable logic.
For designers focused on maximum flexibility, QuickPack is configured to also work with the Eclipse family of FPGAs.
QuickPack is fully compatible with current versions of the QuickWorks development software tools.
The Utopia and POS-PHY cores are available now, with licenses starting at $8000 for unlimited use in QuickLogic devices.
Additional cores expected to be available include CSIX, LVDS (telecomms backplanes) and PCI.
• QuickLogic: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
