Visit the Avago Technologies web site
Click on the advert above to visit the company web site

Product category: Communications ICs (Wired)
News Release from: QuickLogic | Subject: Gigabit Ethernet to POS-PHY Level 3 controller
Edited by the Electronicstalk Editorial Team on 21 June 2002

Gigabit Ethernet to POS-PHY Level 3
controller

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Communications ICs (Wired) and more every issue. Click here for details.

QuickLogic's web-based WebESP design environment can now deliver a high-speed Gigabit Ethernet to POS-PHY Level 3 (PL3) controller with packet rate transfers of up to 1.6Gbit/s on the PL3 interface.

QuickLogic's patent-pending, web-based WebESP design environment can now deliver a high-speed Gigabit Ethernet to POS-PHY Level 3 (PL3) controller with packet rate transfers of up to 1.6Gbit/s on the PL3 interface QuickLogic's newest offering delivers a unique solution for system architects requiring single channel Gigabit Ethernet in applications such as access devices, routers, switches, test equipment, packet over Sonet/SDH (POS) and Ethernet-over-Sonet

"As Gigabit Ethernet technology becomes widely available across the whole networking infrastructure, communications equipment manufacturers are looking for proven solutions that are optimised for their needs", said John Kim, QuickLogic's product marketing manager for embedded intellectual property.

"Our single channel Gigabit Ethernet architecture delivers the required functionality with speed-to-market advantages".

Built with standard interfaces, the new controller reduces design times by seamlessly connecting to industry standard Gigabit Ethernet PHY devices, network processor units or custom high layer processing devices.

The product provides up to 1.6Gbit/s packet rate transfers with a 104MHz, 16bit POS-PHY interface that exceeds the requirements for Gigabit Ethernet.

It also implements full IEEE802.3 compliant media access controller (MAC) with preamble/SFD generation, as well as frame padding and CRC generation.

The Gigabit Ethernet PHY device interface is enabled by a Gigabit medium independent interface operating at 125MHz.

The controller has 2.5 and 3.3V compatible I/Os and is delivered in a 280-pin FPBGA package.

Full details on the device are available on the QuickLogic website.

Currently, WebESP's capabilities are focused on supporting a variety of communications-oriented applications, including multiplexers and bridges using Utopia I, Utopia II and Utopia III functions and POS-PHY L3.

CSIX, PCI, and LVDS serdes functions will be added next.

These building blocks were developed in close collaboration with MorethanIP, a development partner in QuickLogic's ongoing programmes created to deliver more complete application-oriented solutions.

Through the WebESP system, architects select the specific communications market/applications target and then design and configure the specific options for each function according to their own requirements.

Once the design is completed, the engineer can review their design and release it for implementation.

QuickLogic then creates the customer-specified devices and ships them directly to designers for immediate system development.

Production volume requirements are available with QuickLogic's standard three-week lead-time.

The QuickLogic's new Gigabit Ethernet to POS-PHY Level 3 controller is available now through the WebESP web page.

QuickLogic: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the Avago Technologies web site