Product category:
Design and Development Software
News Release from: QuickLogic | Subject: QuickWorks 9.7
Edited by the Electronicstalk Editorial
Team on 28 March 2005
Hard macro tool speeds FPGA verification
The latest release of QuickWorks from QuickLogic Corp integrates a new hard macro tool that enables designers to realise dramatic improvements in their verification cycle.
The latest release of QuickWorks from QuickLogic Corp integrates a new hard macro tool that enables designers to realise dramatic improvements in their verification cycle The breakthrough capability brings the benefits of the design reuse methodology to designers of QuickLogic's uWatt FPGA, programmable bridging and programmable SoC products
This article was originally published on Electronicstalk on 8 Jul 2008 at 8.00am (UK)
Related stories
Logic platforms add high-speed UART options
Offers a power-efficient single-chip solution to expand the interfacing capability of a mobile application processor, for example to support high-datarate Bluetooth.
Programmable platform shrinks to chip scale
ArcticLink reduces design time and risk for mobile product developers by embedding hard-wired host controllers with a programmable fabric - all in a single low-power device.
As designs continue to grow in complexity, engineers spend significantly more time in the verification phase than in the actual design phase.
This dilemma is amplified in the consumer electronics (CE) market where product design cycles are typically less than six months.
Many of these designs are evolutionary.
The ability to leverage the verification efforts of previous design implementations can significantly improve future development schedules.
"Designers of CE products have clearly embraced programmable logic as a means to deliver their products to market with differentiated features", said Brian Faith, QuickLogic's Director of Logic Products.
"We believe it is incumbent on FPGA suppliers to facilitate the improvement of these designers' aggressive development schedules".
"Our new hard macro tool underscores QuickLogic's commitment to achieving this by providing a tool focused on maximising efficiency and minimising risk".
QuickLogic designers can now use the hard macro tool to "harden" the Verilog or VHDL intellectual property content with embedded placement information.
This tool enables the generation of encrypted standard modules that promotes design reuse in future designs.
"Turnkey projects have become more and more important into today's consumer electronics markets".
"Shorter time to market, shorter product life spans and higher degrees of flexibility demand the most from companies", said Richard Meester, President of Quest Innovations.
"QuickLogic's hard macro tool, coupled with their uWatt FPGAs and programmable bridges, enables Quest Innovations to ensure our customers meet these market demands".
The QuickWorks 9.7 Windows-based tool is available today at no cost and can be downloaded from the QuickLogic website.
• QuickLogic: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
