Product category:
Programmable Logic Devices
News Release from: QuickLogic | Subject: CSSPs
Edited by the Electronicstalk Editorial
Team on 30 October 2007
Interface option eases mobile chipset
integration
Addition of high speed SPI Host Controller to silicon-proven system block library extends range of alternatives for connecting to high-performance peripherals.
QuickLogic has added an SPI Host Controller to its customer specific standard product (CSSP) functional library The SPI interface gives mobile device designers a low-pin-count alternative to SDIO or mini-PCI for implementing high speed connections to wireless modules and other popular peripheral functions
This article was originally published on Electronicstalk on 8 Jul 2008 at 8.00am (UK)
Related stories
Logic platforms add high-speed UART options
Offers a power-efficient single-chip solution to expand the interfacing capability of a mobile application processor, for example to support high-datarate Bluetooth.
UART accelerates Bluetooth on programmable logic
High-performance core supports the full 3Mbit/s datarates required for compatiblity with the Bluetooth 2.1 + EDR specification.
QuickLogic's CSSP approach blends fixed logic blocks with an array of low-power customisable building blocks (CBBs) for implementing additional standards-based or custom functions.
This approach offers development teams a customisable platform that addresses the need to meet cost, battery life and PCB-space requirements, while also maintaining the flexibility to evolve designs as market demands change in the future.
QuickLogic's CSSP platforms include the PolarPro and ArcticLink platform families, offering a range of options in sise and capacity.
Today's wireless chipsets are available commonly with SDIO, SPI and mini-PCI host interfaces.
When implemented in QuickLogic's programmable platform products, an SDIO Host Controller requires 15 customisable building blocks (CBBs), and PCI requires six to nine CBBs depending on the configuration.
The new SPI Host Controller requires only three CBBs and four I/Os, freeing resources on the CSSP platform for the implementation of additional functions (devices with from eight to 240 CBBs are available in QuickLogic's range).
The SPI interface is high speed and capable of operating at clock rates to 52MHz.
It comes with a low-overhead SPI software driver that can be customised for specific peripherals for higher performance.
"QuickLogic's customer specific standard product (CSSP) design approach is all about giving the OEM/ODM developers choices within a standard framework", says Brian Faith of QuickLogic.
"The addition of the high speed SPI Host Controller to our silicon-proven system block library extends the developer's range of alternatives for connecting to high-performance peripherals such as Wi-Fi and GPS chipsets".
The SPI Host Controller is available immediately.
• QuickLogic: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
