Categories
- Active Components (11,826)
- Passive Components (2,927)
- Design and Development (9,365)
- Enclosures and Panel Products (3,227)
- Interconnection (2,817)
- Electronics Manufacturing, Production and Packaging (3,046)
- Industry News (1,895)
- Optoelectronics (1,600)
- Power Supplies (2,276)
- Subassemblies (4,520)
- Test and Measurement (4,920)
Verification supports Accelera's PSL
A new version of Verix is now shipping with support for PSL - Accellera's property specification language.
A new version of Verix is now shipping with support for PSL - Accellera's property specification language.
PSL is a powerful, concise language for assertion specification and functional modelling.
As an interoperable specification language, it allows designers to use the same assertions to drive both simulation and formal verification methodologies while using tools from multiple vendors.
"The growing acceptance and demand for PSL, Accellera's new verification standard, has been a catalyst for our business", remarked Dr Prakash Narain, Real Intent's President and CEO.
"With this release of PSL support in Verix, we allow designers to apply the power of formal analysis in their flow and leverage standards that protect their investments and improve their verification ROI".
"We are pleased that the PSL standard, based on the Sugar language from IBM, is receiving support from numerous EDA companies", remarked Dr Yaron Wolfsthal, Senior Manager, Advanced Verification Technologies, IBM Haifa Research Lab, where Sugar was conceived.
"By supporting PSL, these companies are improving the way designers do their job by enabling them to capture design intent using PSL assertions and verify them in both simulation and formal verification tools".
"This trend, with the recent addition of Real Intent's support for PSL, gives engineers more weight to meet the SoC verification challenge head-on".
PSL was developed to address the limitations of current HDL languages in specifying design assertions.
It enables the RTL designers to capture design intent in a verifiable form, while enabling verification of that intent with both the dynamic (ie simulation) and the static (ie formal) verifications.
It also provides a standard means for hardware designers and verification engineers to rigorously document the design specification.
Verix is Real Intent's pioneering assertion-driven formal verification system for exhaustively verifying that a design is free from complex, corner case errors that are hard to catch in simulations.
Verix is the most easily deployable solution with its automatic setup and assertions.
A suite of highly tuned formal engines, combined with a patented hierarchical formal verification, gives Verix the highest capacity in the industry.
Verix supports Accellera's Open Verification Library (OVL) and PSL as well as the IEEE standards for Verilog and VHDL (IEEE1364 and IEEE1076, respectively).
Later this year, Real Intent plans to announce support for Accellera's SystemVerilog.
Verix is available now with PSL support.
Verix pricing starts at $75,000.
Not what you're looking for? Search the site.
Related Stories