Visit the Unipower Europe web site
Click on the advert above to visit the company web site

Product category: Microprocessors, Microcontrollers and DSPs
News Release from: Renesas Technology Europe | Subject: H8SX/1650
Edited by the Electronicstalk Editorial Team on 21 October 2003

ROMless MCU offers budget 32bit
performance

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Microprocessors, Microcontrollers and DSPs and more every issue. Click here for details.

The H8SX/1650 is a ROMless 32bit CISC microcontroller that achieves an excellent balance between cost and performance, enabling high-performance systems at lower cost than alternative chips.

The H8SX/1650 is a ROMless 32bit CISC microcontroller that achieves an excellent balance between cost and performance, enabling high-performance systems at lower cost than alternative chips This makes it ideal for price-sensitive applications which require huge amounts of external memory, such as printers or optical disk drives

The device is upwards compatible with the current 16bit H8S/2600 CPU core.

The H8SX/1650 delivers 35DMIPS and achieves a maximum operating frequency of 35MHz with a minimum instruction execution time of 28.6ns.

Built with a 0.18-micron CMOS process, the device offers 24Kbyte of RAM and a useful set of peripheral functions.

These include an external bus state controller (BSC), a data transfer controller (DTC, a flexible alternative to a DMA controller), and a six-channel timer pulse unit (TPU) with a rich set of features such as input capture, output compare and PWM output.

The H8SX family is based on a new architecture that can deliver 50DMIPS performance and achieve a maximum operating frequency of 50MHz.

It has an external bus 32bit wide, a built-in multiply/divide function, and an optimised instruction set.

As a result, the new architecture can provide an almost threefold improvement in processing power compared to the 16bit H8S/2600 CPU core, giving fast access to external memory and ASIC devices.

To simplify connectivity to peripheral devices, the H8SX architecture incorporates a function for converting data to little-endian format.

It also features an address/data multiplex bus I/O interface that can be set independently for each area of the partitioned address space to access an external device.

These enhancements reduce the software load and allow system designers to build up systems that have fewer external parts.

The new core addresses the needs for cost-sensitive systems by providing improved code efficiency.

The H8SX architecture has 18 new instructions (87 in total) and three more addressing modes (11 in total).

Additionally, new registers (short address base register, SBR, and vector base register, VBR) have been introduced which allow "8bit absolute" memory accesses and dynamical movement of the interrupt vector table over the whole address space.

By using these new instructions and registers, the H8SX core typically reduces the size of application code by 17% (compared with the H8S).

The smaller code size allows more programs to fit into the available memory.

Moreover, the architecture's expanded address space, up to 4Gbyte, accommodates the larger programs and increased data sizes used by embedded systems that provide greater functionality.

The H8SX family is supported by the fully featured E6000H in-circuit emulator to aid the development of embedded systems.

Also available is the HEW high-performance embedded workshop, a flexible code development environment with fully integrated software tools (editor, C compiler, assembler, linker, librarian and simulator).

Both the E6000H and the HEW will be available in November 2003.

The H8SX/1650 is available now in a 120-pin thin QFP package.

Renesas Technology Europe: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the Unipower Europe web site