Product category:
Memory Devices and Modules
News Release from: Renesas Technology Europe | Subject: Advanced low power SRAM series
Edited by the Electronicstalk Editorial
Team on 11 August 2005
Low power SRAMs come in 48-pin packages
Renesas Technology Europe has extended its 16Mbit advanced low power SRAM series with a TSOP I (48-pin) package device.
Renesas Technology Europe has extended its 16Mbit advanced low power SRAM series with a TSOP I (48-pin) package device This package is market compatible and provides a second source opportunity for industrial applications where TSOP I (48-pin) is requested, such as fixed point of sales terminals, industry control units, handheld diagnostic systems and battery backup applications
This article was originally published on Electronicstalk on 15 Apr 2004 at 8.00am (UK)
Related stories
Five-layer package takes in MCU, logic and memory
A novel five-layer stacked SiP (system in package) device combines a high-performance SuperH microprocessor, logic LSI chip and memory chips in a single package.
Microcontroller shinks to metering applications
The H8/38004F MCU offers extremely low power consumption together with 32Kbyte single-supply on-chip Flash memory and is the first in the SLP series that is available in a 64-pin quad flatpack.
The series offers high density with a low standby current, high reliability and the industry's smallest chip size for a 0.15um SRAM process.
Samples are available now.
The complete 16Mbit advanced low power SRAM series includes a 48-pin TSOP package, a 52-pin uTSOP package and a 48-ball FBGA package.
To fulfil the increasing demands for higher density SRAM, Renesas Technology also offers a 32Mbit advanced low power SRAM.
This product is available in both a 52-pin uTSOP package and a 48-ball FBGA package and enables upwards compatibility from 16 to 32Mbit.
Both the 16 and 32Mbit series are available with industrial temperature range and an access time up to 55ns and can be used with a supply voltage of 2.7 to 3.6V.
The advanced low power SRAM technology combines the benefits of a low power SRAM cell and a DRAM capacitor, offering high density with a typical low power SRAM standby current (2uA typical at 3V and 25C).
It reduces the chip size of a conventional CMOS six transistor SRAM by half and is extremely resistant to the occurrence of soft errors, therefore offering high reliability.
Compared with PSRAM, no refresh is necessary and therefore standby current is much smaller.
It is compatible with standard low power SRAM technology and is upwards compatible with 4/8/16/32Mbit FBGA devices.
• Renesas Technology Europe: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
