Product category:
Intellectual Property Cores
News Release from: Renesas Technology Europe | Subject: VC-1 decoder IP
Edited by the Electronicstalk Editorial
Team on 22 September 2006
Hardware IP decodes VC-1 video
compression
Renesas has developed hardware IP supporting a decode function for the VC-1 video compression standard.
Greatly improving the processing of multimedia content available to mobile phones by expanding the choice of supported standards, Renesas has announced the development of hardware IP supporting a decode function for the VC-1 video compression standard The IP features the addition of a VC-1 standard compatible decode function to Renesas' current VPU4 (Video Processing Unit 4) hardware IP enabling encoding and decoding for the MPEG-4 and H.264/MPEG-4 AVC (referred to below as H.264) video compression standards
This article was originally published on Electronicstalk on 15 Apr 2004 at 8.00am (UK)
Related stories
Five-layer package takes in MCU, logic and memory
A novel five-layer stacked SiP (system in package) device combines a high-performance SuperH microprocessor, logic LSI chip and memory chips in a single package.
Microcontroller shinks to metering applications
The H8/38004F MCU offers extremely low power consumption together with 32Kbyte single-supply on-chip Flash memory and is the first in the SLP series that is available in a 64-pin quad flatpack.
Multimedia content has become well established in the mobile phone field, and video content is in widespread use.
Up to now, mobile phone content has centred on MPEG-4 content used in video telephony and the like, while H.264 standard content used by the recently introduced Mobile TV services such as one segment reception, DMB or DVB-H is also becoming increasingly used.
Renesas developed the VPU4 enabling MPEG-4 and H.264 encoding and decoding by means of a single hardware IP, and responded to market needs by incorporating this hardware IP in SH-Mobile Series application processors for mobile phone use.
Further reading
Platform speeds SH-3 applications development
The EDOSK7705 is a low-cost high-integration OS reference platform for the SH7705 32bit microprocessor.
Microcontroller takes third serial line onboard
The latest microcontroller from Renesas Technology Europe incorporates three high-performance serial channels.
RISC processor takes network security onboard
The SH7710 32bit RISC microprocessor features an IPsec accelerator for fast encryption and communication processing.
Mobile phone data communication speeds are increasing, together with display data volumes.
At the same time, LCD panels with higher pixel counts and resolutions are being used in mobile phones, enabling still larger amounts of data to be displayed.
As a result, mobile phones equipped with a full browsing function have recently been released that allow users to view not only content created for mobile phones but also website content created for PCs.
However, most content for PCs is created based on the VC-1 standard, and a built-in VC-1 compatible decode function is essential in order to view such content on a mobile phone.
With the abundance of VC-1 content, a growing market demand for a built-in VC-1 support function can be expected in the mobile phone field.
Against this background, Renesas has developed IP with an added VC-1 decode function for its current VPU4 hardware IP.
The added VC-1 support function is a VC-1 standard Simple Profile decode function, enabling 30frame/s processing for a 720 horizontal pixel x 480 vertical line screen at an IP operating frequency of 66MHz.
This enables VC-1 compressed content on a website to be decoded and played back as smoothly as a normal TV picture.
In adding the VC-1 decode function, processing common to the MPEG-4 and H.264 compression standards shares the same circuitry.
Moreover, the VC-1 decoding function shares existing internal memory, minimising the increase in circuit scale.
In addition, special circuit operation techniques have been employed.
The clock supply is halted to circuit blocks whose operation is not required for particular content, helping to reduce power consumption.
Minimising the increase in circuit scale and supplying a clock only to circuits whose operation is necessary have made it possible to achieve low-power operation.
With three compression standards - MPEG-4, H.264, and VC-1 - supported by this new IP, use of an LSI incorporating this IP allows the development of applications supporting various kinds of content.
Renesas will move ahead with the development of product applications for this IP, and plans to offer commercial applications in the second half of 2007.
• Renesas Technology Europe: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
