Product category:
Communications ICs (Wired)
News Release from: Sires Labs | Subject: SRL3101NST
Edited by the Electronicstalk Editorial
Team on 03 August 2005
Transceiver integrates more to cut power
and space
The latest transceiver chip from Sires Labs consumes 50% less power than competing devices that use conventional methods.
The latest transceiver chip from Sires Labs consumes 50% less power than competing devices that use conventional methods The new version of this optical PMD (transceiver) chip integrates the transimpedance amplifier (TIA), limiting amplifier, VCSEL driver, digital diagnostics (control and status) and LVDS interface which are typically available as individual components
This article was originally published on Electronicstalk on 24 Dec 2007 at 8.00am (UK)
Related stories
Low-cost FPGA family available in production
Built on TSMC's 65nm low-power process, the Cyclone III family includes devices that are qualified for commercial, industrial and extended temperatures.
Driver drives LED efficiency
STMicroelectronics has introduced a new white LED driver with specific features for small LCD module backlight and high efficiency white LED power supply for portable applications.
Hence the resultant saving in power and also board space.
The product, as well as an evaluation board are available for sampling.
The transceiver chip is optimised for speeds ranging from 1 to 3.125Gbit/s and consumes just 210mW of power.
Further reading
Microcontroller meets needs of modern appliances
Toshiba Electronics Europe has launched a flash microcontroller specifically designed to meet the needs of modern home appliance applications including washing machines, dryers, and dishwashers.
Data buffer has dual multiplexer
Texas Instruments has introduced the industry's first 0- to 4-Gbps data buffer/signal conditioner with a dual multiplexer.
This drop in power is brought about by the integration of many of the functions into the one chip.
Using conventional methods all the functions could require as many as three chips with their respective power consumption.
The conventional method results in reduced efficiency due to its higher consumption of power.
The SRL3101NST is designed for use with VCSELs and PIN/APDs in VSR applications such as gigabit Ethernet, Sonet VSR links, intrasystem backplanes, SAN, Fibre Channel and terabit routers and switches.
This chip is competitively priced for its high performance and enables smaller form factors without compromising the signal quality.
Because of the integration it also reduces manufacturing costs and component count in the development of VSR modules and systems.
Sires also offers the SRL3104TS which is a quad channel 12.5Gbit/s transmitter.
The integrated chips main features include: single-supply +3.3V operation; peak-to-peak jitter of 20ps (PRBS23); modulation and bias currents of up to 10mA each controllable via an external analogue voltage or digitally through the internal registers via a standard two wire serial interface; integrated temperature sensor; internal closed loop feedback for temperature compensation without the need for an external monitor photodiode; adjustable VCSEL diode monitor comparator window; tolerance of photodiode input capacitances of up to 1pF; input current range from 15 to 800uA; a programmable threshold for low input signal detect feature; and an average input current monitor output.
The digital status signals are accessible via internal registers or through the serial digital interface.
The SRL3101NST is available as a bare die with large bond pad pitches.
Using the CMOS process, the chip has been designed using Sires' in house developed dynamic self adaptive biasing (dSAB) technology that compensates for process and temperature induced parametric variations and allows for a higher yield of analogue circuits in the CMOS process.
• Sires Labs: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
