Product category:
Communications ICs (Wired)
News Release from: Silicon Laboratories | Subject: Si5040
Edited by the Electronicstalk Editorial
Team on 18 January 2006
10Gbit/s transceiver cuts down on jitter
The Si5040 leverages DSPLL technology to create the industry's first 10Gbit/s XFP transceiver IC with integrated jitter attenuating capability on both transmit and receive datapaths.
Silicon Laboratories has announced the Si5040, the latest addition to the company's family of high-speed physical layer products The Si5040 leverages Silicon Laboratories' proven DSPLL technology to create the industry's first 10Gbit/s XFP transceiver IC with integrated jitter attenuating capability on both transmit and receive datapaths
This article was originally published on Electronicstalk on 12 Feb 2004 at 8.00am (UK)
Related stories
Monolithic CMOS power amp cuts GSM consumption
The Si4300 is billed as the industry's first monolithic CMOS power amplifier (PA) for GSM cellular applications.
MCU incorporates high-resolution conversion
The C8051F350 is precision mixed-signal microcontroller that integrates an eight-channel, 24bit ADC with a high-speed 8051-compatible CPU.
With a package size of only 5 x 5mm, the Si5040 is the industry's smallest solution offering low power and low jitter for space-constrained XFP applications.
Additionally, the Si5040 is the only transceiver to support continuous operation with jitter attenuation across all telecomms and datacomms protocols between 9.9 and 11.4Gbit/s, including OC-192/STM-64, 10GbE, 10G Fibre Channel and their corresponding forward error correction (FEC) datarates.
Achieving best-in-class jitter performance, the Si5040 uses Silicon Laboratories' patented DSPLL technology to reduce jitter on 10Gbit/s serial data streams that have been degraded by system level noise sources on either the network side or the port card.
Further reading
Silicon DAAs ease migration to new audio standard
The Si3054 and Si3024 dual-interface silicon direct access arrangements are the industry's first DAAs to configure automatically to either AC97 or the new Intel High Definition Audio interface.
Set top box processor takes soft modems onboard
STMicroelectronics licensed and integrated Silicon Laboratories' system-side silicon direct access arrangement (DAA) technology into its new STi5100 processor.
Analogue front end supports ADSL2+ datarates
The Si3110 is heralded as the industry's smallest, high-performance, integrated analogue front end (AFE) for ADSL and ADSL2+ applications.
This revolutionary new transceiver architecture provides industry-leading transmit jitter generation of 2.5mUI RMS while eliminating the need for external jitter clean up circuitry inside the module or on the port card.
Applying DSPLL technology in the receive path minimises receive data jitter to ensure error-free operation with port card ASICs or FPGAs.
The Si5040 uses an innovative receiver circuit that automatically adjusts data recovery parameters to optimise bit-error-rate (BER) performance ensuring robust operation in unpredictable multivendor network environments over a wide range of channel conditions.
Receiver performance is optimised by using an internal signal quality monitor to drive real-time adjustment of the decision threshold so that BER performance and jitter tolerance is maximised.
The Si5040 also supports manual adjustment of the receiver decision threshold and sampling phase for custom BER optimisation algorithms.
Regardless of receiver operating mode, the superior input sensitivity (5mV peak-peak differential typical) of the Si5040 makes it idea for both short and long reach applications.
"The Si5040 continues to deliver on Silicon Laboratories' commitment to providing innovative solutions to the networking industry by leveraging our industry leading DSPLL technology", said Dave Bresemann, Vice President of Silicon Laboratories.
"By combining jitter attenuation capability together with a sophisticated receiver architecture, we are greatly simplifying the task of achieving true SONET/SDH performance in XFP module applications".
The Si5040 XFP transceiver offers the industry's most complete feature set including support for three types of analogue and digital signal quality monitors including analogue loss-of-signal (LOS) detection, consecutive identical digit (CID) detection and a proprietary digital measure of receive data eye opening.
The Si5040 also simplifies system level test and debug by offering line loop-back, XFI loop-back and PRBS pattern generation and checking on both transmit and receive data paths.
Complete device configuration and status monitoring is available through a serial microcontroller interface supporting commonly used protocols such as I2C.
To support the industry's need for low power solutions, the Si5040 consumes less than 575mW typical.
The Si5040 further simplifies power management by operating over a wide power supply variation from +5 to -10% and provides additional power savings through programmable signal swings on all high-speed outputs.
By operating over the full industrial temperature range (-40 to +85C), the Si5040 accommodates demanding module thermal conditions.
The Si5040 is available in a 5 x 5mm, lead-free, RoHS-compliant, 32-pin quad flat no-lead (QFN) package.
Samples are available now with production scheduled for the second quarter of 2006.
Pricing for the Si5040 is $38.25 in quantities of 1000.
• Silicon Laboratories: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
