Product category:
Design and Development Software
News Release from: Soisic | Subject: COT design kit
Edited by the Electronicstalk Editorial
Team on 15 November 2005
Design kit smoothes the switch to SOI
Soisic has successfully produced six working integrated circuits from 90nm silicon-on-insulator tapeouts to qualify its customer-owned-tooling (COT) design kit.
Soisic has successfully produced six working integrated circuits from 90nm silicon-on-insulator tapeouts to qualify its customer-owned-tooling (COT) design kit The devices were produced on Freescale Semiconductor's advanced SOI process technology and provide fabless ASIC designers a clear path to seamlessly migrate their CMOS-based designs onto an SOI process to achieve better performance and lower power consumption for their chips
This article was originally published on Electronicstalk on 16 Jan 2006 at 8.00am (UK)
Related stories
Development platform has educational aims
The EmbestUniversity is a teaching platform focused on embedded system development.
IC packaging partnership proves a success
IC packaging leader Advanced Semiconductor Engineering has announced its commitment to Ansoft's HFSS, Q3D Extractor and AnsoftLinks simulation products for IC packaging design and model extraction.
On its first pass through the fab, Soisic successfully taped out standard cells with three VTs, input-output circuitry, memories and a data encryption and decryption circuit consisting of 8 million transistors.
All the parts worked successfully and all were produced to qualify Soisic's COT design kit for 90nm SOI process technology.
The success of the tapeouts further proves the company's "first-time-right silicon" philosophy behind its design kits.
The tapeouts offer further evidence that ASIC designers can produce advanced SOI parts in an industry standard EDA design flow without having to resort to proprietary and costly design tools and flows.
This opens the benefits of SOI to a greater design community which previously was reserved for integrated device manufacturers.
"These tapeouts provide silicon proof of Soisic's leadership in bringing SOI technology to the ASIC/COT designer", said Eduard R Weichselbaumer, President and CEO of Soisic.
"Soisic's world class IP team and patented technology has shown that leading edge SOI technology is now available with "first-time-right silicon" to all designers who have bulk CMOS design capabilities without additional infrastructure investments".
The Soisic design kit lets SoC designers design with their industry standard EDA tool flows.
No specific tools or retraining of customer engineers is required because all SOI specific effects are handled at the IP level making it fully transparent to the designers.
Soisic continues to work closely with major EDA tool vendors to enhance their tool capabilities.
The full design kit is available today from Soisic.
• Soisic: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
