Latest news on Electronicstalk categorised by supplier
Sequence Design
Address:
469 El Camino Real
Santa Clara
CA 95050
USA
Telephone: (USA) +1 408 961-2300
Our RSS feed for news from Sequence Design
Request to receive our free email newsletter each week
Listing of all 23 news releases from Sequence Design:
Analysis engine provides access to more power data
Power analysis engine gains state-of-the art power visualisation and debug capabilities for fast, interactive power reduction.
News from Sequence Design (18 May 2007)
Teradiant takes SI in its stride
User application article Teradiant Networks built a "single-pass" design flow from best-in-class EDA vendors, and selected Sequence Design's CoolTime for signoff.
News from Sequence Design ( 3 February 2004)
Extraction tool takes Toshiba below 90nm
Toshiba Corp has chosen the Sequence Design Columbus-AMS extraction tool for sub-90nm designs.
News from Sequence Design (30 January 2004)
Artisan aids with power modelling accuracy
Artisan Components has joined the InSequence Technology Partner Programme, promoting EDA interoperability, modelling accuracy and education.
News from Sequence Design (21 January 2004)
Chang elected to committee
Dr Li-Fu Chang, Sequence Design Project Manager, has been named to the board of the Fabless Semiconductor Association's (FSA) Modelling Committee.
News from Sequence Design ( 9 December 2003)
Renesas opts for Columbus
Renesas Technology Corp has standardised on the Sequence Design Columbus-AMS RLC parasitic extractor for 90nm designs.
News from Sequence Design (18 November 2003)
Patent for interconnect-driven design optimisation
Sequence Design has received a patent for interconnect-driven design optimisation, a key technology for fast design closure below 90nm, that has been deployed in the company's latest version of Physic
News from Sequence Design ( 4 November 2003)
Top-ten listing for EDA minnow
Sequence Design has been placed tenth on a list of "50 companies to watch" compiled by the Editors of Reed Electronics Group's "Movers and shakers of 2003" special issue published earlier this month.
News from Sequence Design (29 October 2003)
Yawata brings experience onboard
Keisuke Yawata, currently President of The Future International, has joined the board of directors of Sequence Design's Japanese subsidiary.
News from Sequence Design ( 6 October 2003)
India is fifth in sequence of centre openings
Sequence Design has opened a new "centre of excellence" in New Delhi.
News from Sequence Design (11 September 2003)
Low-power design recognised with award
Sequence Design has formally presented its first annual Powerhouse Design Award to Tensilica, recognising the company's contributions to low-power IC design.
News from Sequence Design ( 2 September 2003)
Parasitic extraction tool aids RF chipset design
User application article As the sales leader in the extremely hot 802.11 WLAN market, Intersil Corp had to be sure the tools it chose for RF design would guarantee good results, and ensure time-to-market goals were met.
News from Sequence Design (15 July 2003)
Kulkarni named entrepreneur of the month
Siliconindia has named Sequence President and CEO Vic Kulkarni "entrepreneur of the month" for June 2003.
News from Sequence Design (14 July 2003)
RTL power analysis cuts Ricoh's time to market
User application article PowerTheater has been adopted to automate the power analysis of advanced 130nm ASICs by Ricoh Company.
News from Sequence Design ( 4 July 2003)
Low-power design seminar in Tokyo
Sequence Design is to host a low-power design seminar in Tokyo on Friday 4th July from 1300 to 1630.
News from Sequence Design ( 4 July 2003)
Early analysis aids power-aware design
User application article Tensilica is using PowerTheater to analyse power early and and often at the RTL stage.
News from Sequence Design ( 2 July 2003)
Linux-based tools run faster
Sequence Design is porting all its tools to Linux, and the first Linux-compatible products were featured in the company's DAC demo suite earlier this month.
News from Sequence Design (24 June 2003)
Optimisation package turns to leakage current
Sequence Design has launched a joint development effort with Toshiba Corp to optimise power and reduce wasted power consumption in semiconductors.
News from Sequence Design (27 May 2003)
Signal-integrity tools speed graphics chip design
User application article Faced with the need to create a series of the world's most advanced graphics chipsets, and meet time to market deadlines, Nvidia Corp has revved up its design flow with Sequence's PhysicalStudio.
News from Sequence Design (21 May 2003)
Design closure brings first-time success for NEC
User application article In its first production use of Sequence Design's PhysicalStudio, NEC Electronics America is reporting first-time silicon success in the design of a 1.6-million-gate SoC.
News from Sequence Design ( 9 May 2003)
Extraction tool meets SiGe speed demands
Simultaneous analysis for electrical integrity
Aquarius adds to Sequence in Europe

