Visit the Adept Scientific web site
Click on the advert above to visit the company web site

Product category: Memory Devices and Modules
News Release from: Spansion | Subject: 65nm MirrorBit Eclipse
Edited by the Electronicstalk Editorial Team on 07 April 2008

Flash memories cut handset design costs

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Memory Devices and Modules and more every issue. Click here for details.

MirrorBit Eclipse architecture-based MCPs offer exceptional user experience in mid- to high-end mobile phone platforms.

Spansion has begun sampling its 65nm MirrorBit Eclipse Flash memory devices for wireless handsets to strategic OEM customers Combining the high random access performance of standard NOR Flash, and industry leading programming performance of the MirrorBit Eclipse architecture, MirrorBit Eclipse architecture-based MCPs offer exceptional user experience in mid- to high-end mobile phone platforms

Production in volume is planned at Spansion's new flagship 300mm SP1 fab in Japan in the second half of 2008.

With the increase in digital content on phones and multimedia portable devices, such as pictures, music and video, MirrorBit Eclipse architecture-based memory solutions can enable improved user experience, such as fast application loading, shortened boot times, as well as fast image storage and retrieval.

Based on 2bit per cell MirrorBit technology, these devices have the ability to run code at the high speed of traditional NOR, while moving multimedia at very fast rates.

"Compatibility with existing platforms for device manufacturers reduces time to market for new handsets", says Alan Niebel, Analyst, Web-Feet Research.

"Solutions such as MirrorBit Eclipse MCPs provide greater flexibility for handset OEMs to reduce costs, and enable faster programming and produce innovative feature phones more quickly".

In addition, the eXecute-In-Place (XIP) interface provides direct access to code and data in the nonvolatile memory, and allows handset OEMs to save 20% or more on their handset memory subsystem bill of materials costs by reducing the system DRAM footprint used for code shadowing, while experiencing greater design flexibility.

"The introduction of the 65nm MirrorBit Eclipse family marks an important technology milestone for Spansion, and is one of the first products out of our 300mm leading-edge fab, SP1 in Japan", says Ahmed Nawaz, Executive Vice President, Wireless Solutions Division at Spansion.

"MirrorBit Eclipse strengthens our product family offering, enabling code and data storage on the same die, giving handset OEMs significant cost savings and improved performance, including high-speed programming, low power, high density and fast application switching".

Additionally, MirrorBit Eclipse solutions integrate a programmable microcontroller, which replaces the conventional state machine typically used in Flash memory and also supports built-in self test (BIST).

Specifically designed to reduce costs associated with testing, BIST reduces both the test cycle duration and the complexity of the test setup, which directly reduces the need for automated test equipment.

Spansion: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the Adept Scientific web site