Visit the National Instruments web site

FPGA tools gain interactive timing analysis

A Synplicity product story
Edited by the Electronicstalk editorial team Nov 7, 2002

Synplicity has enhanced its Synplify Pro FPGA synthesis software to further address the critical challenges confronting designers of highly complex programmable logic devices (PLDs).

Synplicity has enhanced its Synplify Pro FPGA synthesis software to further address the critical challenges confronting designers of highly complex programmable logic devices (PLDs).

With the addition of Synplicity's MultiPoint technology and sophisticated timing analysis capabilities, the Synplify Pro software will provide improved performance and quality of results (QoR) when creating programmable system-on-a-chip (PSoC) devices and complex FPGAs.

As FPGA vendors incorporate more functionality and capacity onto a single device, designers require more robust software to accomplish design goals.

Recognising this demand, Synplicity, the FPGA synthesis market leader, extended its MultiPoint technology, including its unique difference-based incremental design methodology, to its Synplify Pro software, delivering a scalable synthesis solution for current and emerging designs.

In addition, Synplicity added interactive timing analysis capabilities that enable designers to quickly and accurately analyse critical paths in a design without re-synthesis.

Synplicity also added support for formal verification tools as well as new and enhanced support for leading programmable logic devices in efforts to improve overall designer productivity and device performance.

"We are committed to maintaining our leadership position in the FPGA synthesis market by delivering products that directly address the design challenges our customers are facing", said Jeff Garrison, Director of Marketing, Synplicity.

"Emerging PSoC designs include capabilities such as high-speed I/Os, embedded processors, and offer up to 10 million gate capacities, requiring a powerful synthesis flow that is both fast and easy to use.

We believe our MultiPoint technology and new interactive timing analysis capabilities within the Synplify Pro software offer a solution to these emerging challenges and provide designers with the capability to design the most complex device while maximising performance".

With support for the MultiPoint synthesis technology within the Synplify Pro software, Synplicity delivers an intelligent incremental design flow that provides excellent quality of results for complex programmable logic devices.

The MultiPoint technology enables a unique difference-based incremental synthesis approach.

This eliminates the need for re-synthesis which is common with time-stamp-based incremental flows, by only resynthesising design entities that will have a different gate-level netlist due to code or constraint changes.

Further improving productivity, the Synplify Pro software's MultiPoint flow offers support for designers using the Xilinx ISE incremental design flow and the Altera LogicLock feature within the Quartus II design software.

"The Synplify Pro software complements the LogicLock block-based design methodology within our Quartus II design software, allowing our customers to lock-in the performance of each design block individually", said Tim Southgate, Vice President of Software and Tools Marketing at Altera Corp.

"Our customers designing with the Synplify Pro software should see superior device performance for the industry-leading Stratix device family".

The Synplify Pro 7.2 software includes advanced timing analysis capabilities integrated into its HDL Analyst software, enabling designers to identify critical paths quickly and perform fast, interactive timing analysis without resynthesising their design.

The new timing analysis feature allows users to incrementally specify "from-to" paths in their circuit for instant detailed analysis saving time and improving productivity.

Rich Sevcik, Senior Vice President of FPGA Products at Xilinx, said, "The Synplicity Multipoint technology and Xilinx ISE 5.1i incremental design methodology were conceived with the same goals in mind, with foremost to reduce project development costs by shortening development time.

Most large designs today, like those using the Virtex-II Pro require a module level iterative design process and this methodology greatly facilitates faster turns.

Xilinx was the first to bring the incremental design methodology to FPGAs and with our latest innovation of faster verification through hierarchy retention, the Synplicity Multipoint technology gives the industry's best front to back solution".

As designs become more complex and time to market pressures grow, formal verification tools are gaining in popularity among leading-edge FPGA designers.

In this new version, the Synplify Pro software uniquely offers a mode of operation that is compatible with the Verplex Conformal LEC (logical equivalency checker) tool.

Synplicity and Verplex have established an optimised programmable logic design flow, providing designers with a fast, highly integrated solution for verifying designs created by Synplicity's Synplify Pro software using Verplex's Conformal product.

The software also features quality of results enhancements such as improved RAM performance for Xilinx's Virtex II and Virtex II Pro devices, multiply-accumulate mapping enhancements for Altera's Stratix devices, improving performance for DSP designers and improved mapping for Actel's ProASIC Plus family of devices.

The Synplify software also offers new support for recently announced devices such as Actel's Axcelerator and Altera's Cyclone and Stratix GX device families.

Driven by the proprietary BEST behaviour extracting synthesis technology algorithms, Synplicity's synthesis solutions can deliver optimal circuit performance with the most efficient area usage.

The Synplify product's BEST technology extracts designer intent from HDL code by inferring complex memories, finite state machines and advanced mathematical functions then efficiently maps them to device-specific hardware resources.

The software uses a high-capacity timing analysis engine that makes accurate timing estimations to produce highly optimised circuits with fewer design iterations.

The Synplify 7.2 and Synplify Pro 7.2 synthesis solutions are currently in testing.

Not what you're looking for? Search the site.

Back to top Back to top

Contact Synplicity

Related Stories

Contact Synplicity

 

Newsletter sign up

Request your free weekly copy of the Electronicstalk email newsletter ...

Visit the National Instruments web site

Search by company

A Pro-talk Publication

A Pro-talk publication