Product category:
Design and Development Software
News Release from: Synplicity | Subject: Identify Pro
Edited by the Electronicstalk Editorial
Team on 28 May 2007
ASIC verification nears full device
speed
Software offers full visibility into FPGA-based ASIC and ASSP prototypes enabling designers to find, fix and verify functional errors at speeds approaching that of the final device.
Synplicity has unveiled its revolutionary Identify Pro ASIC and ASSP verification solution The Identify Pro software, featuring Synplicity's TotalRecall technology, provides designers with full visibility into FPGA-based ASIC and ASSP prototypes enabling them to find, fix and verify functional errors at speeds approaching that of the final device
This article was originally published on Electronicstalk on 8 Jun 2001 at 8.00am (UK)
Related stories
Synplicity adds support for Linux
Synplicity is to add support for the Linux operating system to its entire portfolio of synthesis and prototyping products.
TOPS: synthesis flow fully automated
Synplicity has highlighted details of a second-generation physical synthesis technology for programmable logic designers, the first such technology in the industry
Identify Pro software improves the productivity of existing verification methodologies, such as assertion-based verification and simulation, resulting in a significantly reduced overall verification time with improved verification coverage and quality.
Working with popular simulation tools, such as Synopsys' VCS, the Identify Pro solution automatically connects the prototype hardware with an existing software simulation environment in a transparent and seamless manner for comprehensive RTL code analysis and debug.
The Identify Pro software provides initialisation of the simulator and automatically creates a test bench from the actual stimulus of the FPGA-based prototype, giving designers a verification solution that is orders of magnitude faster in performance than any other ASIC verification methodology.
Further reading
Software automatically partitions FPGA designs
Synplicity has automated its Certify verification synthesis software to speed the development of FPGA-based ASIC prototypes.
Physical optimiser gets the best from FPGAs
Synplicity's FPGA logic synthesis and physical synthesis products can provide full support for the new Xilinx Integrated Software Environment (ISE) 4.1i.
Logic placement speeds synthesis an extra 10%
Synplicity has enhanced its FPGA/PLD synthesis and physical synthesis software with new productivity and performance-improving features designed to enable higher quality of results.
"Identify Pro ushers in a new era of hardware-assisted verification and it is one of the cornerstones of our ASIC and ASSP verification strategy", said Juergen Jaeger, Senior Director of ASIC verification marketing at Synplicity.
"As ASICs become bigger, more costly and more software-centric, it is critical for the design team to be able to effectively detect and analyse bugs that otherwise would be missed until final silicon".
"The Identify Pro software reduces this risk significantly by giving designers full visibility into their design running at hardware speed in an FPGA-based prototype".
"In case of an assertion, or other trigger, the design, together with an automatically generated test bench, is uploaded into a simulator for detailed debug and analysis".
"By combining the visibility of a simulator with the speed of hardware, the Identify Pro software provides a true breakthrough in ASIC verification".
The Identify Pro software allows ASIC and ASSP designers, using an FPGA-based prototype system, to functionally debug their design at hardware speed, directly in their RTL source code.
This allows functional verification for RTL designs that is up to 10,000 times faster than RTL simulators and enables the use of "real-world" stimulus, making it an ideal verification platform for applications like networking, audio, video, and all designs with large amounts of software content.
Used in conjunction with Synplicity's Synplify Premier physical synthesis tool, the Identify Pro software enables assertion synthesis into hardware and assertion debug.
The Identify Pro software offers the fastest method of finding errors in an FPGA or ASIC prototype by using live stimulus to quickly reach a trigger condition such as a functional bug or assertion failure.
By using advanced triggering capabilities, including assertions that are inserted into the RTL source code, design problems are found that could take a simulator days or weeks to uncover.
Once a functional bug or assertion failure is found, the Identify Pro tool's TotalRecall technology is used to initialise a standard software simulator with all signal and state values at a user-defined number of clock cycles prior to the trigger being reached.
The complete module state, along with a test bench, is automatically exported to an RTL simulator where the user can replay the sequence and diagnose bugs in the original RTL source code.
The Identify Pro product is ideal for ASIC verification teams using FPGA hardware as it allows them to quickly find functional errors in their design.
With the coverage of real-world data and the speed of real hardware, the Identify Pro tool provides a comprehensive verification environment for finding, fixing, and verifying functional errors in FPGA and ASIC designs.
The Identify Pro software, featuring the TotalRecall technology, will be available for early adopters in the third quarter of 2007.
Prices range from US $34,500 for a one-year time-based licence to US $69,000 for a perpetual, floating licence.
• Synplicity: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
