Product category:
Design and Development Software
News Release from: Synopsys | Subject: PrimeTime-SI
Edited by the Electronicstalk Editorial
Team on 19 April 2001
Synopsis adds crosstalk analysis to
timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below PrimeTime Signal Integrity (PrimeTime-SI) builds on PrimeTime, offering static timing and crosstalk analysis in a fully integrated tool
This article was originally published on Electronicstalk on 4 Nov 2002 at 8.00am (UK)
Related stories
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
PCI core gets official seal of approval
In conjunction with IP 2001 Japan, Synopsys has announced the PCI Special Interest Group (PCI-SIG) certification of the DesignWare PCI-X MacroCell.
With shrinking process geometries and rising clock frequencies, it is essential for designers to address signal integrity problems to meet timing closure.
Crosstalk-induced errors are the most common signal integrity problem.
Crosstalk, which is caused by capacitive coupling between adjacent wires, can cause a change in the delay of a signal or result in an incorrect logic transition.
Further reading
Power Compiler adds pushbutton power optimisation
Oki Semiconductor has added Power Compiler, Synopsys' pushbutton power optimisation tool for RTL and gate-level designs, to the set of Synopsys tools offered in Oki's advanced ASIC design kit.
Synthesis solution supports latest FPGAs
Synopsys has upgraded its FPGA synthesis solution: FPGA Compiler II and FPGA Express.
As a result, the chip may not meet performance targets.
PrimeTime-SI is the industry's first static timing and crosstalk analysis tool.
It is based on Synopsys' proven static timing analysis (STA) technology, which provides PrimeTime-SI the capacity to handle multi-million-gate designs and the performance to minimise run times.
PrimeTime-SI also includes an integrated delay calculation engine that accurately models and computes the signal timing deviation (speed-up or slow-down of nets) due to crosstalk.
On customer evaluations, PrimeTime-SI's timing estimates correlated to within 5-10 percent of Spice on most nets.
In addition, PrimeTime-SI is integrated with the existing design flow and shares commands, scripts and libraries with PrimeTime.
Designers who are familiar with PrimeTime can perform crosstalk analysis throughout the design process without any special expertise or training to do so.
This makes PrimeTime-SI easy to use and adopt and increases designer productivity.
"PrimeTime-SI seamlessly integrates static timing analysis with crosstalk analysis and delivers the performance and capacity we need to analyse some of our most complex designs, something we couldn't do with other approaches", said Jean-Pierre Geronimi, Director of CAD, Central R and D, STMicroelectronics.
"PrimeTime-SI extends gate level STA signoff to include crosstalk effects on timing and has been integrated into our UNICAD 2.0 design environment.
Now that we have the tool in production, we're looking at ways to use it hierarchically to give us timing and signal integrity information early in the design cycle on several 0.12 micron high speed graphics and DSP production designs".
"PrimeTime-SI is a crosstalk analysis solution based on Synopsys' best-in-class PrimeTime STA technology and an industry proven approach developed in collaboration with STMicroelectronics", said Antun Domic, senior vice president and general manager of Synopsys' Nanometer Analysis and Test Group.
"With the introduction of PrimeTime-SI, Synopsys is poised to establish the standard for signal integrity analysis within the design implementation flow.
Looking forward, we expect that signal integrity analysis will drive the top-down implementation flow to proactively prevent and repair signal integrity problems".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
