Visit the Photonic Products web site
Click on the advert above to visit the company web site

Product category: Design and Development Software
News Release from: Synopsys
Edited by the Electronicstalk Editorial Team on 15 November 2001

Synopsys acquires technology from C
Level Design

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Design and Development Software and more every issue. Click here for details.

Synopsys has entered into an agreement to acquire technology assets from C Level Design.

Synopsys has entered into an agreement to acquire technology assets from C Level Design Synopsys plans to integrate C Level Design's CycleC simulation technology into Synopsys' VCS simulator to accelerate HDL simulation

Synopsys has also agreed to acquire the technology behind C Level's System Compiler software for RTL-C synthesis, as well as the Panchul patent for synthesising high-level languages into HDL.

The purchase price for these technologies was not disclosed.

The transaction does not include any products, service businesses, customer agreements or other assets and liabilities of C Level Design.

C Level Design will discontinue sale and support of all products and services.

The CycleC simulation technology will complement the recently announced DirectC interface within Synopsys VCS, providing customers with faster cycle-accurate simulation performance when using a mixture of Verilog and C++ languages.

"VCS has a strong track record of performance improvements in Verilog simulation'', said Manoj Gandhi, senior vice president and general manager of the Verification Technology Group at Synopsys.

"The addition of the CycleC technology will benefit customers by making it easier to accelerate their VCS simulations using cycle-accurate C and C++".

Synopsys: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the Photonic Products web site