Product category:
Design and Development Software
News Release from: Synopsys | Subject: PrimeTime version 2001.08
Edited by the Electronicstalk Editorial
Team on 29 November 2001
New modelling technologies benefit big
SoC designs
The newest release of Synopsys PrimeTime includes significant performance improvements using new modelling technologies.
The newest release of Synopsys PrimeTime includes significant performance improvements using new modelling technologies Interface logic models (ILMs) and extracted timing models (ETMs) have been developed to handle very large multimillion-gate SoC designs efficiently
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
Customer benchmarks on designs have shown an average of 3X - and up to 10X - performance improvement in run-times with up to 4X reduction in memory consumption over designs using full netlists.
Increasing design sizes combined with large RC parasitic data can adversely impact performance and memory consumption of full-chip static timing analysis.
ILMs are gate-level models that significantly improve static timing analysis performance and capacity, while preserving original netlist accuracy.
PrimeTime's enhanced ETMs are context-independent abstract timing models of gate-level netlists.
ETMs allow internal design teams and IP providers to deliver timing models to their customers with ease, hiding implementation details while enabling re-use and accelerating full-chip timing analysis of SoCs.
ETMs, generated in industry-standard Liberty (.lib) format, also offer considerable performance improvements and accuracy for logic synthesis and physical design flows.
In addition to ILMs and ETMs, PrimeTime supports Quick Timing Models for RTL/unfinished blocks, STAMP language for integration of custom blocks timed using Synopsys' PathMill, and model validation that may be used to compare model and netlist timing.
PrimeTime version 2001.08 with the advanced modelling technology is available immediately.
Customers with support agreements will receive the update at no additional charge.
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
